- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362808 > IC43R16160-5T 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IC43R16160-5T |
| 英文描述： | 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
| 中文描述： | 4米× 16位× 4個(gè)銀行（256兆）DDR SDRAM內(nèi)存 |
| 文件頁數(shù)： | 10/56頁 |
| 文件大小： | 1271K |
| 代理商： | IC43R16160-5T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Output Data and Data Strobe Valid Window for DDR Read Cycles
Read Preamble and Postamble Operation
Prior to a burst of read data and given that the controller is not currently in burst read mode, the data strobe
signal (DQS), must transition from Hi-Z to a valid logic low. The is referred to as the data strobe “read pream-
ble” (t
RPRE
). This transition from Hi-Z to logic low nominally happens one clock cycle prior to the first edge of
valid data.
Once the burst of read data is concluded and given that no subsequent burst read operations are initiated,
the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data
strobe “read postamble” (t
RPST
). This transition happens nominally one-half clock period after the last edge of
valid data.
Consecutive or “gapless” burst read operations are possible from the same DDR SDRAM device with no
requirement for a data strobe “read” preamble or postamble in between the groups of burst data. The data
strobe read preamble is required before the DDR device drives the first output data off chip. Similarly, the
data strobe postamble is initiated when the device stops driving DQ data at the termination of read burst cycles.
D
0
D
1
(CAS Latency = 2; Burst Length = 2)
T0
T1
T2
T3
T4
READ
NOP
NOP
NOP
Command
DQS
DQ
t
DV
(min)
CK, CK
t
DQSV
(min)
IC4
3R16160
10
Integrated Circuit Solution Inc.
DDR001
-
0B
1
1
/
10
/
2004
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC43R16160-5TG | 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
| IC43R16160-6T | 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
| IC43R16160-6TG | 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
| IC43R16160-7T | 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
| IC43R16160-7TG | 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC43R16160-5TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
| IC43R16160-6T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
| IC43R16160-6TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
| IC43R16160-7T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
| IC43R16160-7TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。