- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353459 > IC42S81600L-7TIG 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM PDF資料下載
參數(shù)資料
| 型號： | IC42S81600L-7TIG |
| 英文描述： | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 4（2）M中的x 8（16）位× 4銀行（128 - Mbit的）同步動態(tài)RAM |
| 文件頁數(shù)： | 12/69頁 |
| 文件大?。?/td> | 1118K |
| 代理商： | IC42S81600L-7TIG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
IC42S81600/IC42S81600L
IC42S16800/IC42S16800L
2
Integrated Circuit Solution Inc.
DR023-0E 6/11/2004
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors
which may appear in this publication. Copyright 2000, Integrated Circuit Solution Inc.
FEATURES
Single 3.3V (± 0.3V) power supply
High speed clock cycle time -6: 166MHz<3-3-3>,
-7H: 133MHz<2-2-2>, -7: 133MHz<3-3-3>, -8:
100MHz<2-2-2>
Fully synchronous operation referenced to clock
rising edge
Possible to assert random column access in
every cycle
Quad internal banks contorlled by BA0 & BA1
(Bank Select)
Byte control by LDQM and UDQM for
IC42S16800
Programmable Wrap sequence (Sequential /
Interleave)
Programmable burst length (1, 2, 4, 8 and full
page)
Programmable CAS latency (2 and 3)
Automatic precharge and controlled precharge
CBR (Auto) refresh and self refresh
X8, X16 organization
LVTTL compatible inputs and outputs
4,096 refresh cycles / 64ms
Burst termination by Burst stop and Precharge
command
Package 400mil 54-pin TSOP-2
DESCRIPTION
The IC42S81600 and IC42S16800 are high-speed
134,217,728-bit synchronous dynamic random-
access memories, organized as 4,194,304 x 8 x 4 and
2,097,152 x 16 x 4 (word x bit x bank), respectively.
The synchronous DRAMs achieved high-speed data
transfer using the pipeline architecture. All input and
outputs are synchronized with the positive edge of the
clock.The synchronous DRAMs are compatible with
Low Voltage TTL (LVTTL).These products are pack-
aged in 54-pin TSOP-2.
4(2)M x 8(16) Bits x 4 Banks (128-MBIT)
SYNCHRONOUS DYNAMIC RAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISO120 | Precision Low Cost ISOLATION AMPLIFIER |
| ISO120BG | Precision Low Cost ISOLATION AMPLIFIER |
| ICS85411AMT | Low Skew, 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER |
| ICS95V857 | 16-Bit Registered Transceivers With 3-State Outputs 56-SSOP -40 to 85 |
| I74F777N-B | 1-Bit Bus Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S81600L-8T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-8T(G) | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-8TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-8TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-8TI(G) | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。