- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360719 > IC42S32800L-7BIG 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IC42S32800L-7BIG |
| 英文描述： | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| 中文描述： | 200萬× 32位× 4個(gè)銀行（256兆）內(nèi)存 |
| 文件頁數(shù)： | 8/62頁 |
| 文件大小： | 879K |
| 代理商： | IC42S32800L-7BIG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
IC42S32800
IC42S32800L
8
Integrated Circuit Solution Inc.
DR046-0B 12/21/2004
3
PrechargeAll command
(RAS#=”L”,CAS#=”H”,WE#=”L”,BS =Don t care,A10 =”H”)
The PrechargeAll command precharges all the four banks simultaneously and can be issued even if all banks are
not in the active state.All banks are then switched to the idle state.
4
Read command
(RAS#=”H”,CAS#=”L”,WE#=”H”,BS =Bank,A10 =”L”,A0-A7 =Column Address)
The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active
bank.The bank must be active for at least tRCD(min.)before the Read command is issued.During read bursts,
the valid data-out element from the starting column address will be available following the CAS#latency after the
issue of the Read command.Each subsequent data- out element will be valid by the next positive clock edge (refer
to the following figure).The DQs go into high-impedance at the end of the burst unless other command is initiated.
The burst length,burst sequence,and CAS#latency are determined by the mode register which is already
programmed.A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and
continue).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC42S32800L-7T | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800L-7TG | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800L-7TI | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800L-7TIG | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC43R32400 | 1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S32800L-7T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800L-7TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800L-7TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800L-7TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S81600 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。