- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360718 > IC42S32400L-8TI 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號： | IC42S32400L-8TI |
| 英文描述： | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| 中文描述： | 100萬× 32位× 4個銀行（128兆）內(nèi)存 |
| 文件頁數(shù)： | 11/62頁 |
| 文件大?。?/td> | 899K |
| 代理商： | IC42S32400L-8TI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
IC42S32400
IC42S32400L
Integrated Circuit Solution Inc.
DR038-0C 02/01/2005
11
Read to Precharge (CAS#Latency =2,3)
5
Write command
(RAS#=”H”,CAS#=”L”,WE#=”L”,BS =Bank,A10 =”L”,A0-A7 =Column Address)
The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active
bank.The bank must be active for at least tRCD(min.)before the Write command is issued.During write bursts,
the first valid data-in element will be registered coincident with the Write command.Subsequent data elements
will be registered on each successive positive clock edge (refer to the following figure).The DQs remain with high-
impedance at the end of the burst unless another command is initiated.The burst length and burst sequence are
determined by the mode register,which is already programmed.A full-page burst will continue until terminated (at
the end of the page it will wrap to column 0 and continue).
CLK
COMMAND
READ A
NOP
NOP
NOP
NOP
Activate
NOP
NOP
Precharge
DOUT A0
DOUT A1
DOUT A2
DOUT A3
DOUT A0
DOUT A1
DOUT A2
DOUT A3
ADDRESS
t
RP
Bank,
Col A
Bank(s)
Row
CAS# latency=2
tCK2, DQs
CAS# latency=3
tCK3, DQs
T0
T2
T1
T3
T4
T5
T6
T7
T8
Bank,
CLK
COMMAND
DIN A 3
NOP
WRITEA
NOP
NOP
NOP
NOP
NOP
NOP
NOP
DIN A 0
DIN A 1
DIN A 2
DQ0 - DQ3
The first data element and the write
are registered on the same clock edge.
Burst Write Operation (Burst Length =4,CAS#Latency =2,3)
Extra data is masked.
don’t care
T0
T2
T1
T3
T4
T5
T6
T7
T8
A write burst without the AutoPrecharge function may be interrupted by a subsequent Write, BankPrecharge/
PrechargeAll,or Read command before the end of the burst length.An interrupt coming from Write command can
occur on any clock cycle following the previous Write command (refer to the following figure).
相關PDF資料 |
PDF描述 |
|---|---|
| IC42S32400-8TG | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-8TI | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-7BIG | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L-7BIG | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S32400L-8TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32800 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6B | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6BG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6BI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。