- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360718 > IC42S32202L-8TIG 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號： | IC42S32202L-8TIG |
| 英文描述： | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| 中文描述： | 為512k × 32位× 4個(gè)銀行（64兆位）內(nèi)存 |
| 文件頁數(shù)： | 17/62頁 |
| 文件大小： | 774K |
| 代理商： | IC42S32202L-8TIG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
IC42S3220
2/
L
Integrated Circuit Solution Inc.
DR0
42
-0C 0
8
/
1
7/2004
17
Data n
0
1
2
3
4
5
6
7
-
255
256
257
-
Column Address
n
n+1
n+2
n+3
n+4
n+5
n+6
n+7
-
n+255
n
n+1
-
2 words:
Burst Length
4 words:
8 words:
Full Page: Column address is repeated until terminated.
Data n
Data 0
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
Data 7
Column Address
A4
A4
A4
A4
A4
A4
A4
A4
Burst Length
A7
A7
A7
A7
A7
A7
A7
A7
A6
A6
A6
A6
A6
A6
A6
A6
A5
A5
A5
A5
A5
A5
A5
A5
A3
A3
A3
A3
A3
A3
A3
A3
A2
A2
A2
A2
A2#
A2#
A2#
A2#
A1
A1
A1#
A1#
A1
A1
A1#
A1#
A0
A0#
A0
A0#
A0
A0#
A0
A0#
4 words
8 words
The Burst Type can be one of two modes,Interleave Mode or Sequential Mode.
A3
Burst Type
0
Sequential
1
Interleave
Burst Type Field (A3)
—Addressing Sequence of Sequential Mode
An internal column address is performed by increasing the address from the column address which is input to the
device.The internal column address is varied by the Burst Length as shown in the following table.When the value
of column address,(n +m),in the table is larger than 255,only the least significant 8 bits are effective.
A column access is started in the input column address and is performed by inverting the address
bits in the sequence shown in the following table.
Addressing Sequence of Interleave Mode
This field specifies the number of clock cycles from the assertion of the Read command to the first
read data.The minimum whole value of CAS#Latency depends on the frequency of CLK.The
minimum whole value satisfying the following formula must be programmed into this field.
t
CAC
(min)<=CAS#Latency X t
CK
A6
A5
A4
CAS#Latency
0
0
0
Reserved
0
0
1
Reserved
0
1
0
2 clocks
0
1
1
3 clocks
1
X
X
Reserved
CAS#Latency Field (A6~A4)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC42S32202-6B | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S32202-6BI | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S32202-6T | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S32202-6TI | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S32400-7TIG | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S32400 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-6B | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-6BG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-6BI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-6BIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。