- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360718 > IC42S32202L-8TIG 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號： | IC42S32202L-8TIG |
| 英文描述： | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| 中文描述： | 為512k × 32位× 4個銀行（64兆位）內(nèi)存 |
| 文件頁數(shù)： | 12/62頁 |
| 文件大小： | 774K |
| 代理商： | IC42S32202L-8TIG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
IC42S3220
2/
L
12
Integrated Circuit Solution Inc.
DR0
42
-0C 0
8
/
1
7/2004
CLK
COMMAND
DIN B2
NOP
WRITEA
WRITEB
NOP
NOP
NOP
NOP
NOP
NOP
DIN A0
DIN B0
DIN B1
DQ’s
DIN B3
1 Clk Interval
T0
T2
T1
T3
T4
T5
T6
T7
T8
CLK
COMMAND
T0
T 1
T2
T3
T4
T5
T6
T7
T8
NOP
WRITEA
NOP
NOP
NOP
NOP
NOP
READ B
NOP
DIN A0
don’t care
DOUT B2
DOUT B0
DOUT B1
DOUT B3
DIN A0
don’t care
don’t care
DOUT B2
DOUT B0
DOUT B1
DOUT B3
DIN
Input data must be removed from the DQs at least one clock
cycle before the Read data appears on the outputs to avoid
data contention.
Input data for the write is masked.
CAS# latency=2
tCK2, DQ’s
CAS# latency=3
tCK3, DQ’s
CLK
WRITE
COMMAND
BANK (S)
ROW
NOP
NOP
Precharge
NOP
NOP
Activate
BANK
COL n
DIN
n
n + 1
DQM
ADDRESS
DQ
tWR
tRP
: don t care
T0
T2
T1
T3
T4
T5
T6
Write Interrupted by a Write (Burst Length =4,CAS#Latency =2,3)
The Read command that interrupts a write burst without auto precharge function should be issued one cycle after
the clock edge in which the last data-in element is registered.In order to avoid data contention,input data must
be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the
following figure).Once the Read command is registered,the data inputs will be ignored and writes will not be
executed.
Write Interrupted by a Read (Burst Length =4,CAS#Latency =2,3)
The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function
should be issued
m
cycles after the clock edge in which the last data-in element is registered,where
m
equals tWR/
tCK rounded up to the next whole number.In addition,the DQM signals must be used to mask input data,starting
with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/
PrechargeAll command is entered (refer to the following figure).
Note:
The DQMs can remain low in this example if the length of the write burst is 1 or 2.
Write to Precharge
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC42S32202-6B | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S32202-6BI | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S32202-6T | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S32202-6TI | 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S32400-7TIG | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S32400 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-6B | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-6BG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-6BI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-6BIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。