- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25PPC750L-GB433A2R 32-BIT, 433 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM25PPC750L-GB433A2R |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 433 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 46/48頁 |
| 文件大?。?/td> | 608K |
| 代理商： | IBM25PPC750L-GB433A2R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁
12/8/99
Version 1.02
Page 7
PowerPC 740 and PowerPC 750 Microprocessor
CMOS 0.20
m Copper Technology, PID-8p, PPC740L and PPC750L, dd3.2
System unit
- Executes CR logical instructions and miscellaneous system instructions.
- Special register transfer instructions.
Cache structure
- 32K, 32-byte line, 8-way set associative instruction cache.
- 32K, 32-byte line, 8-way set associative data cache.
- Single-cycle cache access.
- Pseudo-LRU replacement.
- Copy-back or write-through data cache (on a page per page basis).
- Supports all PowerPC memory coherency modes.
- Non-blocking instruction and data cache (one outstanding miss under hits).
- No snooping of instruction cache.
Memory management unit
- 128 entry, 2-way set associative instruction TLB.
- 128 entry, 2-way set associative data TLB.
- Hardware reload for TLB's.
- 4 instruction BAT's and 4 data BATs.
- Virtual memory support for up to 4 exabytes (252) virtual memory.
- Real memory support for up to 4 gigabytes (232) of physical memory.
Level 2 (L2) cache interface (Not available on the 740)
- Internal L2 cache controller and 4K-entry tags; external data SRAMs.
- 256K, 512K, and 1 Mbyte 2-way set associative L2 cache support.
- Copy-back or write-through data cache (on a page basis, or for all L2).
- 64-byte (256K/512K) and 128-byte (l-Mbyte) sectored line size.
- Supports ow-through (reg-buf) synchronous burst SRAMs, pipelined (reg-reg) synchronous burst
SRAMs, and pipelined (reg-reg) late-write synchronous burst SRAMs with optional parity checking.
- Supports Core-to-L2 frequency divisors of
÷1, ÷1.5, ÷2, ÷2.5, and ÷3. The 750 supports the L2 fre-
quency range specied in Section “L2 Clock AC Specications,” on page 18. For higher L2 frequen-
cies, please contact ppcsupp@us.ibm.com.
Bus interface
- Compatible with 60x processor interface.
- 32-bit address bus with optional parity checking.
- 64-bit data bus (can be operated in 32-bit data bus mode) with optional parity checking.
- Bus-to-core frequency multipliers from 2x to 10x. See the Table , “PLL Conguration,” on page 36.
Integrated power management
- Low-power 2.0/3.3V design.
- Three static power saving modes: doze, nap, and sleep.
- Automatic dynamic power reduction when internal functional units are idle.
Integrated Thermal Management Assist Unit
- On-chip thermal sensor and control logic.
- Thermal Management Interrupts for software regulation of junction temperature.
Testability
- JTAG interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750L-GB350A2R | 32-BIT, 350 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750L-GB366A2R | 32-BIT, 366 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750L-GB375A2R | 32-BIT, 375 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750L-GB375A2T | 32-BIT, 375 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750L-GB400A2R | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750L-GB433A2SR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB433A2ST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB433A2T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|CERAMIC |
| IBM25PPC750L-GB433C2R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB433C2SR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。