- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25PPC750L-GB400A2T 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM25PPC750L-GB400A2T |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 13/48頁 |
| 文件大?。?/td> | 608K |
| 代理商： | IBM25PPC750L-GB400A2T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Page 20
Version 1.02
12/8/99
PowerPC 740 and PowerPC 750 Microprocessor
CMOS 0.20
m Copper Technology, PID-8p, PPC740L and PPC750L, dd3.2
L2 Bus Input AC Specications
Some specifications are shown in the following table as a Function of Maximum Core Frequency (Fmax).
These specifications refer to the effective Fmax of the part after derating for application conditions. For exam-
ple, a nominal 450 MHz part running at application conditions that derate its Fmax to 400 MHz will meet or
exceed the specifications shown for Fmax = 400 MHz.
L2 Bus Input Interface AC Timing Specications
See Table “Recommended Operating Conditions,” on page 9, for operating conditions.
Num
Characteristic
Min
Max
Unit
Notes
29,30
L2SYNC_IN rise and fall time
—
1.0
ns
2,3
24
Data and parity input setup to L2SYNC_IN, Fmax up
through 375 MHz.
1.5
—
ns
1
24
Data and parity input setup to L2SYNC_IN, Fmax = 400
MHz.
1.4
—
ns
1
24
Data and parity input setup to L2SYNC_IN, Fmax = 433 and
450 MHz.
1.1
—
ns
1
24
Data and parity input setup to L2SYNC_IN, Fmax = 466 and
500 MHz.
1.0
—
ns
1
25
L2SYNC_IN to data and parity input hold
0.5
—
ns
1
Note:
1. All input specifications are measured from the Vm of the signal in question to the Vm of the rising edge of the input L2SYNC_IN. Input timings are
measured at the pins (see Figure 7).
2. Rise and fall times for the L2SYNC_IN input are measured from 0.5 to 1.5V.
3. Guaranteed by design and characterization, and not tested.
Figure 7. L2 Bus Input Timing Diagrams
VM
L2SYNC_IN
25
24
ALL INPUTS
29
30
VM
Vm = 1.4 V for L2OVdd = 3.3 V., else Vm = L2OVdd/2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750-DB0M2500 | 32-BIT, 250 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750CX-CP30-3T | 32-BIT, 433 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CX-CP40-3T | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEFP10-3T | RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP7012T | 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750L-GB400C2R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB400C2SR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB400C2ST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB400C2T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB400D2R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。