- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25PPC750L-GB375A2T 32-BIT, 375 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC750L-GB375A2T |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 375 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 10/48頁 |
| 文件大小： | 608K |
| 代理商： | IBM25PPC750L-GB375A2T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Page 18
Version 1.02
12/8/99
PowerPC 740 and PowerPC 750 Microprocessor
CMOS 0.20
m Copper Technology, PID-8p, PPC740L and PPC750L, dd3.2
L2 Clock AC Specications
The following table provides the L2CLK output AC timing specifications for the 750 as defined in Figure 6.
L2CLK Output AC Timing Specications
See Table “Recommended Operating Conditions,” on page 9, for operating conditions.
Num
Characteristic
Min
Max
Unit
Notes
L2CLK frequency
80
250
MHz
1, 5
22
L2CLK cycle time
4.0
12.5
ns
23
L2CLK duty cycle
50
%
2
Internal DLL-relock time
640
—
L2CLK
4
L2CLK jitter
±150
ps
3, 6
L2CLK skew
0
ps
7
Note:
1. L2CLK outputs are L2CLKOUTA, L2CLKOUTB and L2SYNC_OUT pins. The internal design supports higher L2CLK frequencies. Consult IBM Pow-
erPC Application Engineering (ppcsupp@us.ibm.com) before operating the L2 SRAMs above 250 MHz. The L2CLK frequency to core frequency set-
tings must be chosen such that the resulting L2CLK frequency and core frequency do not exceed their respective maximum or minimum operating
frequencies. L2CLKOUTA and L2CLKOUTB must have equal loading.
2. The nominal duty cycle of the L2CLK is 50% measured at midpoint voltage.
3. The major component of L2CLK jitter is passed through from SYSCLK. While SYSCLK jitter is less then
±150 ps, L2CLK jitter is also less than ±150 ps.
SYSCLK jitter in excess of
±150 ps causes L2CLK jitter to exceed ±150 ps.
4. The DLL re-lock time is specified in terms of L2CLKs. The number in the table must be multiplied by the period of L2CLK to compute the actual time
duration in nanoseconds. Re-lock timing is guaranteed by design and characterization, and is not tested.
5. The L2CR [L2SL] bit should be set for L2CLK frequencies less than 110MHz.
6. Guaranteed by design and characterization, not tested.
7. Skew between the L2 output clocks is included in the other timing specs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750L-GB400A2R | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750L-GB400A2T | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750-DB0M2500 | 32-BIT, 250 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750CX-CP30-3T | 32-BIT, 433 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CX-CP40-3T | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750L-GB375C2R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB375C2SR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB375C2ST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB375C2T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB375D2R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。