- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67683 > IBM25PPC750GXEAB5H43T 32-BIT, 933 MHz, RISC PROCESSOR, CBGA292 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM25PPC750GXEAB5H43T |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 933 MHz, RISC PROCESSOR, CBGA292 |
| 封裝： | 21 X 21 MM, 1 MM PITCH, CERAMIC, BGA-292 |
| 文件頁數(shù)： | 46/74頁 |
| 文件大?。?/td> | 1054K |
| 代理商： | IBM25PPC750GXEAB5H43T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Datasheet
IBM PowerPC 750GX RISC Microprocessor
DD1.X
System Design Information
Page 50 of 73
750GX_ds_body.fm SA14-2765-02
September 2, 2005
5.3 PLL Power Supply Filtering
The 750GX microprocessor has two separate AVDD signals (A1VDD and A2VDD), which provide power to the
clock generation PLL.
Most designs are expected to use a single PLL configuration mode throughout the application. These types of
designs should use the default PLL (PLL0), filtering its respective supply, A1VDD. The A2VDD supply signal
should be grounded through a 100
resistor, as shown in Figure 5-1 on page 51.
For designs planning to optimize power savings through dynamic switching between dual PLL circuits, it is
recommended, though not required, that each AVDD have a separate voltage input and filter circuit. This
optional circuit is also shown.
To ensure stability of the internal clock, the power supplied to the AVDD input signals should be filtered using
a circuit similar to the one shown in Figure 5-1 on page 51. The circuit should be placed as close as possible
to the AVDD pin to ensure it filters out as much noise as possible.
For descriptions of the sample PLL power supply filtering circuits, see Table 5-3.
Table 5-3. Sample PLL Power Supply Filtering Circuits
Circuit Description
Number of
Filtering
Circuits
Ferrite
Beads
Circuit Figure
Recommended
Circuit Design
Notes
Single PLL circuit configuration that uses the A1VDD
and ties the A2VDD pin to GND.
11
Yes
Single PLL circuit configuration that uses both the
A1VDD and the A2VDD pins and a single ferrite bead.
11
Optional
Dual PLL configuration that uses a separate circuit
for the A1VDD pin and for the A2VDD pin.
22
Yes
Notes:
1. Optional configurations are supported, though not recommended.
2. This circuit design can be used with the dual PLL feature enabled, though optimum power savings may not be realized.
For additional information, see Figure 5-3, Dual PLL Power Supply Filter Circuits, on page 52.
3. This circuit design can be used with the dual PLL feature enabled to optimize power savings.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750GXEAB6H83T | 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA292 |
| IBM25PPC750GXEAR2532T | 32-BIT, 800 MHz, RISC PROCESSOR, CBGA292 |
| IBM25PPC750GXEAR2533T | 32-BIT, 800 MHz, RISC PROCESSOR, CBGA292 |
| IBM25PPC750GXEAR2H32T | 32-BIT, 800 MHz, RISC PROCESSOR, CBGA292 |
| IBM25PPC750GXEAR6542T | 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA292 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750GXEBB2562T | 制造商:IBM 功能描述: |
| IBM25PPC750GXEBB2563T | 制造商:IBM 功能描述: |
| IBM25PPC750GXECB2563T | 制造商:IBM 功能描述: |
| IBM25PPC750GXECB2H33T | 制造商:IBM 功能描述: |
| IBM25PPC750GXECB5H42V | 制造商:IBM 功能描述:POLARIS 1.2 ? 21CBGA GRE2 ? HALFMODE 933MH - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。