- 您現在的位置：買賣IC網 > PDF目錄67683 > IBM25PPC750CXEJQ4012T 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 PDF資料下載
參數資料
| 型號： | IBM25PPC750CXEJQ4012T |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
| 封裝： | 27 X 27 MM, LEAD FREE, PLASTIC, BGA-256 |
| 文件頁數： | 2/44頁 |
| 文件大?。?/td> | 416K |
| 代理商： | IBM25PPC750CXEJQ4012T |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Data Sheet
PowerPC 750CXe RISC Microprocessor
Preliminary
General Information
Page 2 of 36
750cxe_DD3.1_Dev_3_gen_mkt.fm.1.5
April 8, 2004
Floating-point unit (continued)
- Hardware support for divide
- Hardware support for denormalized
numbers
- Time deterministic non-IEEE mode
System unit
- Executes CR logical instructions and
miscellaneous system instructions
- Special register transfer instructions
L1 Cache structure
- 32KB, 32-byte line, 8-way set associative
instruction cache
- 32KB, 32-byte line, 8-way set associative
data cache
- Single-cycle cache access
- Pseudo-LRU replacement
- Copy-back or write-through data cache (on
a page per page basis)
- 3-state (MEI) memory coherency
- Hardware support for data coherency
- Non-blocking instruction and data cache
(one outstanding miss under hits)
- No snooping of instruction cache
Memory management unit
- 128-entry, 2-way set associative instruction
TLB
- 128-entry, 2-way set associative data TLB
- Hardware reload for TLBs
- 4 instruction BATs and 4 data BATs
- Virtual memory support for up to 4 PB (252)
virtual memory
- Real memory support for up to 4 GB (232) of
physical memory
- Support for big/little-endian addressing
Level 2 (L2) cache
- Internal L2 cache controller and 4KB-entry
tags; 256KB data SRAMs
- Copy-back or write-through data cache on a
page basis, or for all L2
- 64-byte sectored line size
- L2 frequency at core speed
- On-board ECC
Bus interface
- Compatible with 60x processor interface
(some pin functions removed, see Table 5-2
- 32-bit address bus
- 64-bit data bus (also supports 32-bit mode)
- Core-to-bus frequency multipliers of 3x,
3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x,
8x, 9x, and 10x supported
Power
- Under 4W typical @ 400 MHz
Testability
- LSSD scan design
- Powerful diagnostic and test interface
through Common On-Chip Processor (COP)
and IEEE 1149.1 (JTAG) interface
相關PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750CXEJQ2013T | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP5513T | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP2013T | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP5512T | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP4022T | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IBM25PPC750FL-GR0123V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0124V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0133T | 制造商:IBM 功能描述:IBMIBM25PPC750FL-GR0133T CSOI9SG LOGIC P |
| IBM25PPC750FL-GR0133V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR1024T | 制造商:IBM 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。