- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25PPC405GP-3BD266C RISC PROCESSOR, PBGA456 PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC405GP-3BD266C |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC PROCESSOR, PBGA456 |
| 封裝： | 35 MM, PLASTIC, BGA-456 |
| 文件頁數(shù)： | 33/58頁 |
| 文件大小： | 878K |
| 代理商： | IBM25PPC405GP-3BD266C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
PowerPC 405GP Embedded Processor Data Sheet
39
PerAddr0
PerAddr1
PerAddr2
PerAddr3
PerAddr4
PerAddr5
PerAddr6
PerAddr7
PerAddr8
PerAddr9
PerAddr10
PerAddr11
PerAddr12
PerAddr13
PerAddr14
PerAddr15
PerAddr16
PerAddr17
PerAddr18
PerAddr19
PerAddr20
PerAddr21
PerAddr22
PerAddr23
PerAddr24
PerAddr25
PerAddr26
PerAddr27
PerAddr28
PerAddr29
PerAddr30
PerAddr31
Peripheral address bus used by PPC405GP when not in external
master mode, otherwise used by external master.
Note: PerAddr0 is the most significant bit (msb) on this bus.
I/O
5V tolerant
3.3V LVTTL
1
PerPar0
PerPar1
PerPar2
PerPar3
Peripheral byte parity signals
I/O
5V tolerant
3.3V LVTTL
1
PerWBE0
PerWBE1
PerWBE2
PerWBE3
As outputs, these pins can act as byte-enables which are valid for
an entire cycle or as write-byte-enables which are valid for each
byte on each data transfer, allowing partial word transactions. As
outputs, pins are used by either peripheral controller or DMA
controller depending upon the type of transfer involved. Used as
inputs when external bus master owns the external interface
I/O
5V tolerant
3.3V LVTTL
1, 2
PerCS0
Peripheral chip select bank 0
O
5V tolerant
3.3V LVTTL
2
PerCS1[GPIO10]
PerCS2[GPIO11]
PerCS3[GPIO12]
PerCS4[GPIO13]
PerCS5[GPIO14]
PerCS6[GPIO15]
PerCS7[GPIO16]
Seven additional peripheral chip selects
or
General Purpose I/O - To access this function, software must
toggle a DCR register bit.
O[I/O]
5V tolerant
3.3V LVTTL
[mux’d]
1,2
Signal Functional Description (Part 7 of 12)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
to 3.3V, 10k to 5V)
3. Must pull down (recommended value is 1k
)
4. If not used, must pull up (recommended value is 3k
to 3.3V)
5. If not used, must pull down (recommended value is 1k
)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC405GP3EE200CZ | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA413 |
| IBM25PPC405GP-3BE200C | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA456 |
| IBM25PPC405GP-3EE266C | 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA413 |
| IBM25PPC405GP-3DE266CZ | 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA456 |
| IBM25PPC405GP-3BE133C | 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA456 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC405GP-3BE200C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC |
| IBM25PPC405GP3BE200CZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC |
| IBM25PPC405GP-3BE266C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC |
| IBM25PPC405GP3BE266CZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC |
| IBM25PPC405GP-3DE200C | 制造商:IBM 功能描述:Microprocessor, 32 Bit, 456 Pin, Plastic, BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。