- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25PPC405GP-3BD266C RISC PROCESSOR, PBGA456 PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC405GP-3BD266C |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC PROCESSOR, PBGA456 |
| 封裝： | 35 MM, PLASTIC, BGA-456 |
| 文件頁數(shù)： | 29/58頁 |
| 文件大?。?/td> | 878K |
| 代理商： | IBM25PPC405GP-3BD266C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
PowerPC 405GP Embedded Processor Data Sheet
35
Ethernet Interface
PHYRxD3
PHYRxD2
PHYRxD1
PHYRxD0
Received data. This is a nibble wide bus from the PHY. The data
is synchronous with the PHYRxClk.
I
5V tolerant
3.3V Rcvr
1, 4
EMCTxD3
EMCTxD2
EMCTxD1
EMCTxD0
Transmit data. A nibble wide data bus towards the net. The data
is synchronous to the PHYTxClk.
O
5V tolerant
3.3V LVTTL
6
PHYRxErr
Receive Error. This signal comes from the PHY and is
synchronous to the PHYRxClk.
I
5V tolerant
3.3V LVTTL
Rcvr
1, 5
PHYRxClk
Receiver Medium clock. This signal is generated by the PHY.
I
5V tolerant
3.3V LVTTL
Rcvr
1, 4
PHYRxDV
Receive Data Valid. Data on the Data Bus is valid when this
signal is activated. Deassertion of this signal indicates end of the
frame reception.
I
5V tolerant
3.3V LVTTL
Rcvr
1, 5
PHYCrS
Carrier Sense signal from the PHY. This is an asynchronous
signal.
I
5V tolerant
3.3V LVTTL
Rcvr
1, 5
EMCTxErr
Transmit Error. This signal is generated by the Ethernet
controller, is connected to the PHY and is synchronous with the
PHYTxClk. It informs the PHY that an error was detected.
O
5V tolerant
3.3V LVTTL
6
EMCTxEn
Transmit data Enabled. This signal is driven by EMAC2 to the
PHY. Data is valid during the active state of this signal.
Deassertion of this signal indicates end of frame transmission.
This signal is synchronous to the PHYTxClk.
O
5V tolerant
3.3V LVTTL
6
PHYTxClk
This clock comes from the PHY and is the Medium Transmit
clock.
I
5V tolerant
3V LVTTL
Rcvr
1, 4
PHYCol
Collision signal from the PHY. This is an asynchronous signal.
I
5V tolerant
3.3V LVTTL
Rcvr
1, 5
EMCMDClk
Management Data Clock. The MDClk is sourced to the PHY. This
clock has a period of 400ns, adjustable via
EMAC0_STACR[OPBC]. Management information is transferred
synchronously with respect to this clock.
O
5V tolerant
3.3V LVTTL
EMCMDIO[PHYMDIO]
Management Data Input/Output is a bidirectional signal between
the Ethernet controller and the PHY. It is used to transfer control
and status information.
I/O
5V tolerant
3.3V LVTTL
1, 4
Signal Functional Description (Part 3 of 12)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
to 3.3V, 10k to 5V)
3. Must pull down (recommended value is 1k
)
4. If not used, must pull up (recommended value is 3k
to 3.3V)
5. If not used, must pull down (recommended value is 1k
)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC405GP3EE200CZ | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA413 |
| IBM25PPC405GP-3BE200C | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA456 |
| IBM25PPC405GP-3EE266C | 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA413 |
| IBM25PPC405GP-3DE266CZ | 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA456 |
| IBM25PPC405GP-3BE133C | 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA456 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC405GP-3BE200C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC |
| IBM25PPC405GP3BE200CZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC |
| IBM25PPC405GP-3BE266C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC |
| IBM25PPC405GP3BE266CZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC |
| IBM25PPC405GP-3DE200C | 制造商:IBM 功能描述:Microprocessor, 32 Bit, 456 Pin, Plastic, BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。