- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384476 > IBM25NPE405L-3FA133C (APPLIEDMICRO INC) PowerNP PDF資料下載
參數(shù)資料
| 型號： | IBM25NPE405L-3FA133C |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PowerNP |
| 中文描述： | 32-BIT, 133 MHz, RISC PROCESSOR, PBGA324 |
| 封裝： | 23 X 23 MM, PLASTIC, EBGA-324 |
| 文件頁數(shù)： | 45/54頁 |
| 文件大?。?/td> | 460K |
| 代理商： | IBM25NPE405L-3FA133C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Preliminary
PowerNP NPe405L Embedded Processor Data Sheet
43
Spread Spectrum Clocking
Care must be taken when using a spread spectrum clock generator (SSCG) with the NPe405L. This
controller uses a PLL for clock generation inside the chip. The accuracy with which the PLL follows the SSCG
is referred to as tracking skew. The PLL bandwidth and phase angle determine how much tracking skew
there is between the SSCG and the PLL for a given frequency deviation and modulation frequency. When
using an SSCG with the NPe405L the following conditions must be met:
The frequency deviation must not violate the minimum clock cycle time. Therefore, when operating the
NPe405L with one or more internal clocks at their maximum supported frequency, the SSCG can only
lower the frequency.
The maximum frequency deviation cannot exceed
3%, and the modulation frequency cannot exceed
40kHz. In some cases, on-board NPe405L peripherals impose more stringent requirements (see Note 1).
Use the peripheral bus clock (PerClk) for logic that is synchronous to the peripheral bus since this clock
tracks the modulation.
Use the SDRAM MemClkOut since it also tracks the modulation.
Please refer to the application note
Using a Spread Spectrum Clock Generator with the PowerPC 405GP
for
additional details. This application note is available on the IBM Microelectronics web site at
http://www.chips.ibm.com.
Notes:
1. The serial port baud rates are synchronous to the modulated clock. The serial port has a tolerance of
approximately 1.5% on baud rate before framing errors begin to occur. The 1.5% tolerance assumes that
the connected device is running at precise baud rates. If an external serial clock is used the baud rate is
unaffected by the modulation
2. Ethernet operation is unaffected.
3. IIC operation is unaffected.
Caution:
It is up to the system designer to ensure that any SSCG used with the NPe405L meets the above
requirements and does not adversely affect other aspects of the system.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25NPE405L-3FA133CZ | PowerNP |
| IBM25NPE405L-3FA200C | PowerNP |
| IBM25NPE405L-3FA200CZ | PowerNP |
| IBM25NPE405L-3FA266C | PowerNP |
| IBM25NPE405L-3FA266CZ | PowerNP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25NPE405L-3FA133CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA200C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA200CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA266C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA266CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。