參數(shù)資料
型號(hào)： IBM25EMPPC750LCBF3330
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360
封裝： 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360
文件頁(yè)數(shù)： 49/50頁(yè)
文件大?。?/td> 600K
代理商： IBM25EMPPC750LCBF3330
Page 4
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
5/20/99
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
Floating-point unit
- Support for IEEE-754 standard single- and double-precision oating-point arithmetic.
- 3 cycle latency, 1 cycle throughput, single-precision multiply-add.
- 3 cycle latency, 1 cycle throughput, double-precision add.
- 4 cycle latency, 2 cycle throughput, double-precision multiply-add.
- Hardware support for divide.
- Hardware support for denormalized numbers.
- Time deterministic non-IEEE mode.
System unit
- Executes CR logical instructions and miscellaneous system instructions.
- Special register transfer instructions.
Cache structure
- 32K, 32-byte line, 8-way set associative instruction cache.
- 32K, 32-byte line, 8-way set associative data cache.
- Single-cycle cache access.
- Pseudo-LRU replacement.
- Copy-back or write-through data cache (on a page per page basis).
- Supports all PowerPC memory coherency modes.
- Non-blocking instruction and data cache (one outstanding miss under hits).
- No snooping of instruction cache.
Memory management unit
- 128 entry, 2-way set associative instruction TLB.
- 128 entry, 2-way set associative data TLB.
- Hardware reload for TLB's.
- 4 instruction BAT's and 4 data BATs.
- Virtual memory support for up to 4 exabytes (252) virtual memory.
- Real memory support for up to 4 gigabytes (232) of physical memory.
Level 2 (L2) cache interface (Not available on the 740)
- Internal L2 cache controller and 4K-entry tags; external data SRAMs.
- 256K, 512K, and 1 Mbyte 2-way set associative L2 cache support.
- Copy-back or write-through data cache (on a page basis, or for all L2).
- 64-byte (256K/512K) and 128-byte (l-Mbyte) sectored line size.
- Supports ow-through (reg-buf) synchronous burst SRAMs, pipelined (reg-reg) synchronous burst
SRAMs, and pipelined (reg-reg) late-write synchronous burst SRAMs.
- Design supports Core-to-L2 frequency divisors of
÷1, ÷1.5, ÷2, ÷2.5, and ÷3; however, this specica-
tion supports the L2 frequency range specied in Section “L2 Clock AC Specications,” on page 16.
For higher L2 frequencies not supported in this document, please contact your IBM marketing repre-
sentative.
相關(guān)PDF資料
PDF描述
IBM25EMPPC740LFBF4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC750LDBC4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360
IBM25EMPPC750LDBE3000 32-BIT, 300 MHz, RISC PROCESSOR, CBGA360
IBM25EMPPC740LCBB4660 32-BIT, 466 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC740LEBB4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25EMPPC750LEBA300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA333 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA366 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA400 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA466 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*