- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25EMPPC740LEBB4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 PDF資料下載
參數(shù)資料
| 型號： | IBM25EMPPC740LEBB4000 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 |
| 封裝： | 21 X 21 MM, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件頁數(shù)： | 8/50頁 |
| 文件大?。?/td> | 600K |
| 代理商： | IBM25EMPPC740LEBB4000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Page 12
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
5/20/99
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
60x Bus Input AC Specications
The following table provides the 60X bus input AC timing specifications for the 750 as defined in Figure 3 and
Figure 4. Input timing specifications for the L2 bus are provided in Section, “L2 Bus Input AC Specifications”
60X Bus Input Timing Specications1
See Table “Recommended Operating Conditions,” on page 7, for operating conditions.
Num
Characteristic
300,333, 366, 400, 466MHz
Unit
Notes
Minimum
Maximum
10a
Address/Data/Transfer Attribute Inputs Valid to SYSCLK (Input
Setup)
2.5
—
ns
2
10b
All Other Inputs Valid to SYSCLK (Input Setup)
2.5
—
ns
3
10c
Mode Select Input Setup to HRESET (DRTRY,TLBISYNC)
8
—
tsysclk
4,5,6,7
11a
SYSCLK to Address/Data/Transfer Attribute Inputs Invalid (Input
Hold)
0.6
—
ns
2
11b
SYSCLK to All Other Inputs Invalid (Input Hold)
0.6
—
ns
3
11c
HRESET to mode select input hold
(DRTRY, TLBISYNC)
0
—
ns
4,6,7
Note:
1. Input specifications are measured from the midpoint voltage (1.4V) of the signal in question to the midpoint voltage of the rising edge of the input
SYSCLK. Input and output timings are measured at the pin (see Figure 3
2. Address/Data Transfer Attribute inputs are composed of the following–A[0-31], AP[0-3], TT[0-4],TBST, TSIZ[0-2], GBL, DH[0-31), DL[0-31], DP[0-7].
3. All other signal inputs are composed of the following–TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO, TA, DRTRY, TEA, DBDIS, TBEN, QACK,
TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET (see Figure 4).
5. tSYSCLK, is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK
to compute the actual time duration (in ns) of the parameter in question.
6. These values are guaranteed by design, and are not tested.
7. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a minimum of 255 bus clocks after the
PLL re-lock time during the power-on reset sequence.
相關PDF資料 |
PDF描述 |
|---|---|
| IBM25EMPPC740LEBF3000 | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC750LDBA3660 | 32-BIT, 366 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC750LDBC3330 | 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC750LDBE3330 | 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC750EBUB2330 | 32-BIT, 233 MHz, RISC PROCESSOR, CBGA360 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25EMPPC740LEBB466 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBC300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBC333 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBC366 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBC400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。