- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25EMPPC740LDBC4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM25EMPPC740LDBC4000 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 |
| 封裝： | 21 X 21 MM, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件頁數(shù)： | 33/50頁 |
| 文件大?。?/td> | 600K |
| 代理商： | IBM25EMPPC740LDBC4000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
5/20/99
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
Page 35
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
System Design Information
This section provides electrical and thermal design recommendations for successful application of the 750.
PLL Conguration
The 750 PLL is configured by the PLL_CFG[0-3-] signals. For a given SYSCLK (bus) frequency, the PLL con-
figuration signals set the internal CPU and VCO frequency of operation.
750 Microprocessor PLL Conguration
PLL_CFG
(0:3)
Processor to Bus Frequency Ratio
VCO Divider5
bin
dec
0000
0
Rsv1
n/a
0001
1
7.5x
2
0010
2
7x
2
0011
3
PLL Bypass3
n/a
0100
4
2x7
2
0101
5
6.5x
2
0110
6
2.5x6,7
2
0111
7
4.5x
2
1000
8
3x
2
1001
9
5.5x
2
1010
10
4x
2
1011
11
5x
2
1100
12
8x
2
1101
13
6x
2
1110
14
3.5x
2
1111
15
Off4
n/a
Note:
1. Reserved settings.
2. SYSCLK min is limited by the lowest frequency that manufacturing will support, see Section , “Clock AC Specifications,” for valid SYSCLK and VCO
frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode
operation. This mode is intended for factory use only. Note: The AC timing specifications given in the document do not apply in PLL-bypass mode.
4. In Clock - off mode, no clocking occurs inside the 750 regardless of the SYSCLK input.
5. The VCO to core clock ratio is 2x for 740/750. This simplifies clock frequency calculations so the user can disregard the VCO frequency. The VCO will
operate correctly when the core clock is within specification.
6. 0110 will change from 2.5x in dd2.x to 10x in dd3.x.
7. These values are for dd2.x only. In dd3.x, these PLL.CFG settings may change.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25EMPPC750LCBF3330 | 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC740LFBF4000 | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC750LDBC4000 | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC750LDBE3000 | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC740LCBB4660 | 32-BIT, 466 MHz, RISC PROCESSOR, CBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25EMPPC740LEBA300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA333 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA366 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA466 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。