- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378600 > IBM11M16735C (IBM Microeletronics) 16M x 72 DRAM Module(16M x 72 動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM11M16735C |
| 廠商： | IBM Microeletronics |
| 英文描述： | 16M x 72 DRAM Module(16M x 72 動(dòng)態(tài)RAM模塊) |
| 中文描述： | 16米x 72記憶體模組（1,600 × 72動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 1/30頁 |
| 文件大?。?/td> | 564K |
| 代理商： | IBM11M16735C |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
IBM11M16735B
IBM11M16735C
16M x 72 DRAM Module
50H8040.E22441D
Revised 4/98
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 30
Features
168-Pin JEDEC-Standard 8-Byte Dual In-Line
Memory Module
16Mx72 Extended Data Out (EDO) Mode
DIMM
S
Performance:
Inputs and outputs are LVTTL compatible
Single 3.3V,
±
0.3V Power Supply
Gold contacts
Optimized for ECC applications
System Performance Benefits:
- Buffered inputs (except RAS, Data)
- Reduced noise (32 V
SS
/V
CC
pins)
- Buffered PDs
EDO Mode, Read-Modify-Write Cycles
Refresh Modes: RAS-Only, CBR and Hidden
Refresh
CAS before RAS Refresh / RAS only Refresh -
4096 cycles
12/12 or 13/11 addressing (Row/Column)
Card size: 5.25" x 1.25" x 0.354" SOJ
5.25" x 1.25" x 0.157" TSOP
DRAM
S
in SOJ or TSOP Package
Description
IBM11M16735B/C are industry-standard 168-pin
8-byte Dual In-Line Memory Modules (DIMMs) for
ECC applications which are organized as 16Mx72
high-speed memory arrays. The DIMMs use 18
16Mx4 EDO DRAMs in SOJ or TSOP packages.
The use of EDO DRAMs allows for a reduction in
Page Mode Cycle time from 40ns (Fast Page) to
20ns for 50ns DRAM modules.
Improved system performance is provided by the
on-DIMM buffering of selected input signals. The
specified timings include all buffer, net, and skew
delays, which simplifies the memory subsystem
design analysis. The data and
RAS
signals are not
buffered, which preserves the DRAM access specifi-
cations of 50ns and 60ns.
Presence Detect (PD) and Identification Detect (ID)
bits provide information about the DIMM density,
addressing, performance and features. PD bits can
be dotted at the system level and activated for each
DIMM position using the PD enable (PDE) signal. ID
bits also allow detection of card features, and may
be dot-or’d at the system level to provide information
for the entire DIMM bank. For example, the system
will determine that ECC DIMMs are installed if PD8
is low (0). ID0 need not be sensed since both x72
and x80 ECC DIMMs will function in a x72 bank.
All IBM 168-pin DIMMs provide a high-performance,
flexible 8-byte interface in a 5.25” long space-saving
footprint. Related products are the x64 non-parity
(5V and 3.3V) DIMMs and ECC DIMMs (5V and
3.3V).
Card Outline
-50
50ns
18ns
30ns
89ns
20ns
-60
60ns
20ns
35ns
104ns
25ns
t
RAC
t
CAC
t
AA
t
RC
t
HPC
RAS Access Time
CAS Access Time
Access Time From Address
Cycle Time
EDO Mode Cycle Time
1
85
10
94
11
95
40
124
41
125
84
168
(Front)
(Back)
IBM11M16730CB16M x 72 E13/11, 3.3V, Au.
Discontinued (8/98 - last order; 12/98 last ship)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM11M16845CB | 16M x 72 Chipkill Correct DRAM Module(16M x 72 工業(yè)標(biāo)準(zhǔn)的168腳8位動(dòng)態(tài)RAM模塊（帶信號(hào)糾錯(cuò)系統(tǒng)）) |
| IBM11M2645H | 2M x 64 DRAM MODULE(2M x 64動(dòng)態(tài)RAM模塊) |
| IBM11M2645HB | 2M x 64 DRAM MODULE(2M x 64動(dòng)態(tài)RAM模塊) |
| IBM11M2645L | 2M x 64 DRAM Module(2M x 64 動(dòng)態(tài)RAM模塊) |
| IBM11M2735HB | 2M x 72 DRAM MODULE(2M x 72動(dòng)態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。