參數(shù)資料
型號(hào)： IBM0316169C
廠商： IBM Microeletronics
英文描述： 16Mb（512Kbit x 16 I/O x 2 Bank）Synchronous DRAM(16M位（512K位 x 16 I/O x 2 組）同步動(dòng)態(tài)RAM)
中文描述： 16兆（512Kbit × 16的I / O × 2行）同步DRAM（1,600位（為512k位× 16的I / O × 2組）同步動(dòng)態(tài)RAM）的
文件頁(yè)數(shù)： 1/120頁(yè)
文件大?。?/td> 3384K
代理商： IBM0316169C
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
IBM0316409C
IBM0316809C
IBM0316169C
IBM03164B9C
16Mb Synchronous DRAM-Die Revision D
08J3348.E35853
5/98
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 120
Features
High Performance:
Single Pulsed RAS Interface
Fully Synchronous to Positive Clock Edge
Dual Banks controlled by A11 (Bank Select)
Programmable CAS Latency: 1,2,3
Programmable Burst Length: 1,2,4,8,full-page
Programmable Wrap Sequence: Sequential or
Interleave
Multiple Burst Read with Single Write Option
Automatic and Controlled Precharge Command
Data Mask for Read/Write control (x4, x8)
Dual Data Mask for byte control (x16)
Auto Refresh (CBR), Self Refresh (SR)
Suspend Mode and Power Down Mode
4096 refresh cycles/64ms
Random Column Address every CLK (1-N Rule)
Single 3.3V
±
0.3V Power Supply
Supports LVTTL I/O interface
Package: 44 pin 400 mil TSOP-Type II (x4,x8)
50 pin 400 mil TSOP-Type II (x16)
2-High Stack TSOJ
Description
IBM’s 0316409C, 0316809C, and 0316169C
are dual bank Synchronous DRAMs organized as
2Mbit x 4 I/O x 2 Bank, 1Mbit x 8 I/O x 2 Bank, and
512Kbit x 16 I/O x 2 Bank, respectively. These
devices support LVTTL I/O interface levels. A
stacked version of the x 4 component is also
offered. These synchronous devices achieve high
speed data transfer rates of up to 125 MHz. The
chip is fabricated with IBM’s advanced 16Mbit
CMOS DRAM process technology.
The device is designed to comply with all
JEDEC standards set for synchronous DRAM prod-
ucts, both electrically and mechanically. All of the
control, address and data input/output circuits are
synchronized with the positive edge of an externally
supplied clock (CLK).
Internal chip operating modes are defined by
combinations of RAS, CAS, WE, and CS and a com-
mand decoder initiates the necessary timings for
each operation. A twelve bit address bus accepts
address data in the conventional RAS/CAS multi-
plexing style. Eleven row addresses (A0-A10) and a
bank select address (A11) are strobed with RAS.
Ten column addresses (A0-A9) plus A10 and a bank
select address (A11) are strobed with CAS. Column
address A9 is dropped on the x8 device and column
addresses A8 and A9 are dropped on the x16
device. Access to the lower or upper DRAM in a
stacked device is controlled by CS0 and CS1.
Prior to any access operation, the CAS latency,
burst length, and burst sequence must be pro-
grammed into the device by address inputs A0-A11
during a mode register set cycle. In addition, it is
possible to program a multiple burst sequence with
single write cycle for write through cache operation.
Operating the two memory banks in an inter-
leave fashion allows random access operation to
occur at a higher rate than is possible with standard
DRAMs. A sequential and gapless data rate of up to
125 MHz is possible depending on burst length,
CAS latency, and speed grade of the device.
Auto Refresh (CBR) and Self Refresh (SR)
operation are supported. Refreshing both decks of a
stacked device simultaneously is allowed during
Self Refresh but all other stacked device operations
must be performed on a single deck at a time.
-80
CL=3
-360
CL=3
-10
CL=3
Units
f
CK
Clock Frequency
125
100
100
MHz
t
CK
Clock Cycle
8
10
10
ns
t
AC
Clock Access Time
6
5.5
8
ns
.
Discontinued (12/98 - last order; 9/99 last ship)
相關(guān)PDF資料
PDF描述
IBM0316409C 16Mb（2Mbit x 4 I/O x 2 Bank）Synchronous DRAM(16M位（2M位 x 4 I/O x 2 組）同步動(dòng)態(tài)RAM)
IBM03164B9C 16Mb Synchronous DRAM(16M位同步動(dòng)態(tài)RAM)
IBM0316809C 16Mb（1Mbit x 8 I/O x 2 Bank）Synchronous DRAM(16M位（1M位 x 8 I/O x 2 組）同步動(dòng)態(tài)RAM)
IBM0364164C 64Mb （1Mbit x 16 I/O x4 Bank）Synchronous DRAM(64M位（1M位 x 16 I/O x 4 組）同步動(dòng)態(tài)RAM)
IBM0364404C 64Mb （4Mbit x 4 I/O x 4 Bank）Synchronous DRAM(64M位（4M位 x 4 I/O x 4 組）同步動(dòng)態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM0316169CT3D-10 制造商:IBM 功能描述:SDRAM, 1M x 16, 50 Pin, Plastic, TSOP
IBM0316809CT3C10A 制造商:IBM 功能描述:*
IBM0316809CT3D10 制造商:IBM 功能描述:01L2301
IBM0316809CT3D360 制造商:IBM 功能描述:*
IBM0316809CT3D80 制造商:IBM 功能描述:01L2299
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*