- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379201 > IA8044-PLC44I-01 (Innovasic Semiconductor) SDLC COMMUNICATIONS CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | IA8044-PLC44I-01 |
| 廠商： | Innovasic Semiconductor |
| 英文描述： | SDLC COMMUNICATIONS CONTROLLER |
| 中文描述： | SDLC的通信控制器 |
| 文件頁數(shù)： | 25/49頁 |
| 文件大?。?/td> | 220K |
| 代理商： | IA8044-PLC44I-01 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
IA8044/IA8344
Data Sheet
SDLC COMMUNICATIONS CONTROLLER
Interrupt Handling
The interrupt flags are sampled during each machine cycle. The samples are polled
during the next machine cycle. If an interrupt flag is captured, the interrupt system will
generate an LCALL instruction to the appropriate service routine, provided that this is not
disabled by the following conditions:
1. An interrupt of the same or higher priority is processed
2. The current machine cycle is not the last cycle of the instruction (the instruction can
not be interrupted).
3. The instruction in progress is RETI or any write to IE or IP registers.
Note that if an interrupt is disabled and the interrupt flag is cleared before the blocking
condition is removed, no interrupt will be generated, since the polling cycle will not sample
any active interrupt condition. In other words, the interrupt condition is not remembered.
Every polling cycle is new.
Interrupt Priority Register (IP):
This register sets the interrupt priority to high or low for each interrupt. When the bit is set it selects
high priority. Within each level the interrupts are prioritized as follows:
External interrupt 0
Timer/counter 0
External interrupt 1
Timer/counter 1
SIU.
An interrupt process routine cannot be interrupted by an interrupt of lesser or equal priority.
IP
Bit: 7
6
5
4
-
-
-
PS
IP.0
PX0
External Interrupt 0 interrupt priority bit.
IP.1
PT0
Timer 0. interrupt priority bit.
IP.2
PX1
External interrupt 1. interrupt priority bit.
IP.3
PT1
Timer 1 interrupt priority bit.
IP.4
PS
SIU interrupt priority bit.
IP.5
-
IP.6
-
IP.7
-
Copyright
2003
innov
ASIC
The End of Obsolescence
ENG210010112-00
www.innovasic.com
Customer Support:
Page 25 of 49
1-888-824-4184
3
2
1
0
PT1
PX1
PT0
PX0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IA8344 | SDLC COMMUNICATIONS CONTROLLER |
| IA8344-PDW40I-01 | SDLC COMMUNICATIONS CONTROLLER |
| IA8344-PLC44I-01 | SDLC COMMUNICATIONS CONTROLLER |
| IA8X44 | SDLC COMMUNICATIONS CONTROLLER |
| IA82050-PDW28I-01 | ASYNCHRONOUS SERIAL CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IA8044R0146-PLC44I-01 | 制造商:INNOVASIC 功能描述:IA8044R0146 Series 192 B RAM 64 kB Flash 8 Bit Microcontroller - PLCC-44 |
| IA80C152 | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:UNIVERSAL COMMUNICATIONS CONTROLLER |
| IA80C152_10 | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Universal Communications Controller |
| IA80C152JA | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:UNIVERSAL COMMUNICATIONS CONTROLLER |
| IA80C152JB | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:UNIVERSAL COMMUNICATIONS CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。