參數(shù)資料
型號(hào)： HYS72D16500GR-7-A
廠商： INFINEON TECHNOLOGIES AG
英文描述： Low Profile DDR SDRAM-Modules
中文描述： 超薄DDR內(nèi)存模塊
文件頁(yè)數(shù)： 17/29頁(yè)
文件大?。?/td> 803K
代理商： HYS72D16500GR-7-A
HYS72D[16500/32501]GR-[7/8]-A
Low Profile Registered DDR SDRAM-Modules
Electrical Characteristics
Data Sheet
17
Rev. 1.2, 2004-06
10292003-DNYO-BD9L
3.2
Current Specification and Conditions
Table 9
Parameter
Operating Current 0
one bank; active/ precharge; DQ, DM, and DQS inputs changing once per clock cycle;
address and control inputs changing once every two clock cycles.
Operating Current 1
one bank; active/read/precharge; Burst Length = 4; see component data sheet.
Precharge Power-Down Standby Current
all banks idle; power-down mode; CKE
≤
V
IL,MAX
Precharge Floating Standby Current
CS
≥
V
IH,,MIN
, all banks idle; CKE
≥
V
IH,MIN
;
address and other control inputs changing once per clock cycle;
V
IN
=
V
REF
for DQ, DQS and DM.
Precharge Quiet Standby Current
CS
≥
V
IHMIN
, all banks idle; CKE
≥
V
IH,MIN
;
V
IN
=
V
REF
for DQ, DQS and DM;
address and other control inputs stable at
≥
V
IH,MIN
or
≤
V
IL,MAX
.
Active Power-Down Standby Current
one bank active; power-down mode; CKE
≤
V
ILMAX
;
V
IN
=
V
REF
for DQ, DQS and DM.
Active Standby Current
one bank active; CS
≥
V
IH,MIN
; CKE
≥
V
IH,MIN
;
t
RC
=
t
RAS,MAX
;
DQ, DM and DQS inputs changing twice per clock cycle;
address and control inputs changing once per clock cycle.
Operating Current Read
one bank active; Burst Length = 2; reads; continuous burst;
address and control inputs changing once per clock cycle;
50% of data outputs changing on every clock edge;
CL = 2 for DDR266(A), CL = 3 for DDR333 and DDR400B;
I
OUT
= 0 mA
Operating Current Write
one bank active; Burst Length = 2; writes; continuous burst;
address and control inputs changing once per clock cycle;
50% of data outputs changing on every clock edge;
CL = 2 for DDR266(A), CL = 3 for DDR333 and DDR400B
Auto-Refresh Current
t
RC
=
t
RFCMIN
, burst refresh
Self-Refresh Current
CKE
≤
0.2 V; external clock on
Operating Current 7
four bank interleaving with Burst Length = 4; see component data sheet.
I
DD
Conditions
Symbol
I
DD0
I
DD1
I
DD2P
I
DD2F
I
DD2Q
I
DD3P
I
DD3N
I
DD4R
I
DD4W
I
DD5
I
DD6
I
DD7
相關(guān)PDF資料
PDF描述
HYS72D16500GR Low Profile DDR SDRAM-Modules
HYS72D32501GR-7-A Low Profile DDR SDRAM-Modules
HYS72D16500GR-8-A Low Profile DDR SDRAM-Modules
HYS72D32500GR-7F-B Low Profile Registered DDR-I SDRAM-Modules
HYS72D128520GR-8-B Connector Wall Plate; Color:Almond; Leaded Process Compatible:Yes; No. of Ports:4 RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYS72D16500GR-8 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DDR Synchronous DRAM
HYS72D16500GR-8-A 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:Low Profile DDR SDRAM-Modules
HYS72D256020GR-7-A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:?2GB (256Mx72) PC2100 2-bank available 3Q02?
HYS72D256020GR-8-A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:?2GB (256Mx72) PC1600 2-bank available 3Q02?
HYS72D256220GBR-5-B 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:184 - Pin Registered Double-Data-Rate SDRAM Module
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*