- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353441 > HYB25D256160BCL-7F (INFINEON TECHNOLOGIES AG) 256 Mbit Double Data Rate SDRAM PDF資料下載
參數(shù)資料
| 型號： | HYB25D256160BCL-7F |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 256 Mbit Double Data Rate SDRAM |
| 中文描述： | 256兆雙倍數(shù)據(jù)速率SDRAM |
| 文件頁數(shù)： | 18/94頁 |
| 文件大小： | 3326K |
| 代理商： | HYB25D256160BCL-7F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
Data Sheet
25
Rev. 1.6, 2004-12
HYB25D256[16/40/80]0C[E/C/F/T](L)
256 Mbit Double-Data-Rate SDRAM
Functional Description
3.2.3
Read Latency
The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and
the availability of the first burst of output data. The latency can be programmed 2, 2.5 and 3 clocks. CAS latency
of 1.5 is supported for DDR200 components only.
If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally
coincident with clock edge n + m (see Figure 6).
Reserved states should not be used as unknown operation or incompatibility with future versions may result.
3.2.4
Operating Mode
The normal operating mode is selected by issuing a Mode Register Set Command with bits A7-A12 set to zero,
and bits A0-A6 set to the desired values. A DLL reset is initiated by issuing a Mode Register Set command with
bits A7 and A9-A12 each set to zero, bit A8 set to one, and bits A0-A6 set to the desired values. A Mode Register
Set command issued to reset the DLL should always be followed by a Mode Register Set command to select
normal operating mode.
All other combinations of values for A7-A12 are reserved for future use and/or test modes. Test modes and
reserved states should not be used as unknown operation or incompatibility with future versions may result.
Figure 6
Required CAS Latencies
NOP
Read
CAS Latency = 2, BL = 4
Shown with nominal tAC, tDQSCK, and tDQSQ.
CK
Command
DQS
DQ
Don’t Care
CL=2
NOP
Read
CAS Latency = 2.5, BL = 4
CK
Command
DQS
DQ
CL=2.5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D256160BCL-8 | 256 Mbit Double Data Rate SDRAM |
| HYB25D256160BTL-5A | 256MBit Double Data Rata SDRAM |
| HYB25D256160BTL-6 | 256 Mbit Double Data Rate SDRAM |
| HC646 | OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS |
| HA-A137B-FREQ | CMOS Compatible Enable/Disable |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D256160BCL-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256 Mbit Double Data Rate SDRAM |
| HYB25D256160BT-5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256MBit Double Data Rata SDRAM |
| HYB25D256160BT-5A | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256MBit Double Data Rata SDRAM |
| HYB25D256160BT-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256-Mbit Double Data Rate SDRAM, Die Rev. B |
| HYB25D256160BT-7 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256-Mbit Double Data Rate SDRAM, Die Rev. B |
發(fā)布緊急采購，3分鐘左右您將得到回復。