- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370783 > HYB25D128323C-3.6 (INFINEON TECHNOLOGIES AG) 128 Mbit DDR SGRAM PDF資料下載
參數(shù)資料
| 型號： | HYB25D128323C-3.6 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 128 Mbit DDR SGRAM |
| 中文描述： | 128兆的DDR SGRAM |
| 文件頁數(shù)： | 33/53頁 |
| 文件大?。?/td> | 1166K |
| 代理商： | HYB25D128323C-3.6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
Data Sheet
33
V1.7, 2003-07
HYB25D128323C[-3/-3.3/-3.6/-4.5/-5.0/L3.6/L4.5]
128 Mbit DDR SGRAM [4M x 32]
Register Set
3.6.3
A Burst Read operation can be interrupted by a Precharge of the same bank. The Read command to Precharge
time is minimum 1 clock cycle. The Precharge command disables the data output depending on the CAS latency.
Once the last data bit has been outputted, the output buffers are tristated. A new Bank Activate command may be
issued to the same bank after
t
RP
.
Read Interrupted by a Precharge
Figure 26
Read interrupted by Precharge
3.6.4
A Burst Write can be interrupted before completion of the burst by a new Write Command. The minimum distance
between two different Write commands is one clock cycle. When the previous burst is interrupted, the remaining
addresses are overridden by the new address and data will be written into the device until the programmed burst
length is satisfied. The Write to Write interval (CAS a to CAS b command period) is defined by the parameter
t
CCD
.
Write Interrupted by a Write
Figure 27
Write interrupted by Write
CLK
READ
DQSx
DQx
D-out
0
Command
NOP
PRE
NOP
NOP
ACT
D-out
1
Burst length = 8
CL = 2
NOP
Precharge latency = CL
D-out
2
D-out
3
tRP
First possible
ACT command
CLK
WRITE a
DQSx
DQx
D-in
a0
Command
WRITE b
NOP
NOP
NOP
D-in
a1
D-in
b1
tCCD
Burst length = 4
D-in
b0
D-in
b3
D-in
b2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D128323C-4.5 | 128 Mbit DDR SGRAM |
| HYB25D128323C-5 | 128 Mbit DDR SGRAM |
| HYB25D128323C-L4.5 | 128 Mbit DDR SGRAM |
| HYB25D128323CL4.5 | 128 Mbit DDR SGRAM |
| HYB25D128323C-L3.6 | 128 Mbit DDR SGRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128323C-4.5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323C-5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323CL3.6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323C-L3.6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323CL-3.6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。