參數(shù)資料
型號(hào): HYB25D128323C-3.6
廠商: INFINEON TECHNOLOGIES AG
英文描述: 128 Mbit DDR SGRAM
中文描述: 128兆的DDR SGRAM
文件頁(yè)數(shù): 27/53頁(yè)
文件大?。?/td> 1166K
代理商: HYB25D128323C-3.6
Data Sheet
27
V1.7, 2003-07
HYB25D128323C[-3/-3.3/-3.6/-4.5/-5.0/L3.6/L4.5]
128 Mbit DDR SGRAM [4M x 32]
Register Set
Figure 19
Burst Stop for Read
3.5.13
The DDR SGRAM has a Data Mask function that can be used only during write cycles. When the Data Mask is
activated (DMx high) during burst write, the write operation is masked immediately. The DMx to data-mask latency
is zero. DMx can be issued at the rising or falling edge of Data Strobe.
Data Mask (DMx) Function
CLK
READ
DQSx
DQx
Command
CL = 2
BST
NOP
NOP
NOP
NOP
NOP
NOP
D-out
0
D-out
1
Burst length = 4
DQSx
DQx
D-out
0
D-out
1
CAS latency = 2
CAS latency = 3
CL = 3
Burst Stop Latency = 2
Burst Stop Latency = 3
DQSx
DQx
CAS latency = 4
D-out
0
D-out
1
Burst Stop Latency = 4
相關(guān)PDF資料
PDF描述
HYB25D128323C-4.5 128 Mbit DDR SGRAM
HYB25D128323C-5 128 Mbit DDR SGRAM
HYB25D128323C-L4.5 128 Mbit DDR SGRAM
HYB25D128323CL4.5 128 Mbit DDR SGRAM
HYB25D128323C-L3.6 128 Mbit DDR SGRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB25D128323C-4.5 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM
HYB25D128323C-5 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM
HYB25D128323CL3.6 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM
HYB25D128323C-L3.6 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM
HYB25D128323CL-3.6 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM