- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370783 > HYB25D128160TG-3 (INFINEON TECHNOLOGIES AG) 122 x 32 pixel format, LED Backlight available PDF資料下載
參數(shù)資料
| 型號： | HYB25D128160TG-3 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 122 x 32 pixel format, LED Backlight available |
| 中文描述： | 記憶譜 |
| 文件頁數(shù)： | 8/85頁 |
| 文件大?。?/td> | 3085K |
| 代理商： | HYB25D128160TG-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
Data Sheet
8
Rev. 1.0, 2004-04
128 Mbit Double Data Rate SDRAM
DDR SDRAM
HYB25D128[400/800/160]C[C/E/T](L)
1
Overview
1.1
Features
Double data rate architecture: two data transfers per clock cycle
Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the
receiver
DQS is edge-aligned with data for reads and is center-aligned with data for writes
Differential clock inputs
Four internal banks for concurrent operation
Data mask (DM) for write data
DLL aligns DQ and DQS transitions with CK transitions
Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
Burst Lengths: 2, 4, or 8
CAS Latency: 2, 2.5, 3
Auto Precharge option for each burst access
Auto Refresh and Self Refresh Modes
7.8
μ
s Maximum Average Periodic Refresh Interval
2.5 V (SSTL_2 compatible) I/O
V
DDQ
= 2.5 V
±
0.2 V (DDR266A, DDR333);
V
DDQ
= 2.6 V
±
0.1 V (DDR400)
V
DD
= 2.5 V
±
0.2 V (DDR266, DDR333);
V
DD
= 2.6 V
±
0.1 V (DDR400)
P-TFBGA-60-2 package with 3 depopulated rows (12
×
8 mm
2
)
P-TSOPII-66-1 package
Lead- and halogene-free = green product
1.2
Description
The 128 Mbit Double Data Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing
268,435,456 bits. It is internally configured as a quad-bank DRAM.
The 128 Mbit Double Data Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation.
The double data rate architecture is essentially a
2n
prefetch architecture with an interface designed to transfer
two data words per clock cycle at the I/O pins. A single read or write access for the 128 Mbit Double Data Rate
SDRAM effectively consists of a single
2n
-bit wide, one clock cycle data transfer at the internal DRAM core and
two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.
A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver.
DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS
is edge-aligned with data for Reads and center-aligned with data for Writes.
The 128 Mbit Double Data Rate SDRAM operates from a differential clock (CK and CK; the crossing of CK going
HIGH and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are
registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is
referenced to both edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and
continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration
of an Active command, which is then followed by a Read or Write command. The address bits registered
coincident with the Active command are used to select the bank and row to be accessed. The address bits
registered coincident with the Read or Write command are used to select the bank and the starting column location
for the burst access.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D128160TT-3 | 150 x 32 pixel format, LED Backlight available |
| HYB25D128323CL-3.6 | 128 Mbit DDR SGRAM |
| HYB25D128323CL-4.5 | 128 Mbit DDR SGRAM |
| HYB25D128323CL3.6 | 128 Mbit DDR SGRAM |
| HYB25D128323C-3.3 | 128 Mbit DDR SGRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128160TG-37 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128160TG-5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128160TG-7 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128160TG-75 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128160TG-7F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。