參數(shù)資料
型號: HY62LF16101CSLF-10
廠商: HYNIX SEMICONDUCTOR INC
元件分類: SRAM
英文描述: 64K X 16 STANDARD SRAM, 100 ns, PBGA48
封裝: FBGA-48
文件頁數(shù): 8/10頁
文件大?。?/td> 191K
代理商: HY62LF16101CSLF-10
HY62LF16101C Series
Rev.04 /Jun. 01
6
WRITE CYCLE 1(1,4,8) (/WE Controlled)
WRITE CYCLE 2 (Note 1,4,8) (/CS Controlled)
Notes:
1. A write occurs during the overlap of a low /WE, a low /CS1 and low /UB and/or /LB.
2. tWR is measured from the earlier of /CS, /LB, /UB, or /WE going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the
output must not be applied.
4. If the /CS, /LB and /UB low transition occur simultaneously with the /WE low transition or after the
/WE transition, outputs remain in a high impedance state.
5. Q(data out) is the same phase with the write data of this write cycle.
6. Q(data out) is the read data of the next address.
7. Transition is measured +200mV from steady state.
This parameter is sampled and not 100% tested.
8. /CS in high for the standby, low for active
/UB and /LB in high for the standby, low for active
Data Valid
ADDR
Data
Out
/CS
/UB,/LB
/WE
tWC
tCW
tWR(2)
tBW
tAW
tWP
Data In
High-Z
tAS
tWHZ(3,7)
tDW
tDH
tOW
(5)
(6)
Data Valid
ADDR
Data
Out
/CS
/UB,/LB
/WE
tWC
tCW
tWR(2)
tBW
tAW
tWP
Data In
tDW
tDH
High-Z
tAS
相關(guān)PDF資料
PDF描述
HY62QF8200SLM-70 256K X 8 STANDARD SRAM, 70 ns, PBGA48
HY62SF16101CLLF-85I 64K X 16 STANDARD SRAM, 85 ns, PBGA48
HY62SF16804A-DM85I 512K X 16 STANDARD SRAM, 85 ns, PBGA48
HY62U8100ALST-12 128K X 8 STANDARD SRAM, 120 ns, PDSO32
HY62U8200BLLR1-85 256K X 8 STANDARD SRAM, 85 ns, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY62LF16201A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16|2.5V|70/85/100|Super Low Power Slow SRAM - 2M
HY62LF16201ALLF-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM
HY62LF16201ALLF-10I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM
HY62LF16201ALLF-70 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM
HY62LF16201ALLF-70I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM