參數(shù)資料
型號: HPC46004VF20
廠商: National Semiconductor Corporation
英文描述: High-Performance microController with A/D
中文描述: 高性能微控制器/數(shù)
文件頁數(shù): 4/39頁
文件大?。?/td> 430K
代理商: HPC46004VF20
20 MHz
(Continued)
AC Electrical Characteristics
(See Notes 1 and 4 and Figure 1 through Figure 5 .) V
CC
e
5V
g
10%, T
A
e
0
§
C to
a
70
§
C for HPC46164 and
b
40
§
C to
a
85
§
C for HPC36164.
Symbol and Formula
Parameter
Min
Max
Units
Notes
t
DC1ALER
Delay from CKI Rising Edge to
ALE Rising Edge
0
35
ns
(Notes 1, 2)
t
DC1ALEF
Delay from CKI Rising Edge to
ALE Falling Edge
0
35
ns
(Notes 1, 2)
t
DC2ALER
e
(/4
t
C
a
20
Delay from CK2 Rising Edge to
ALE Rising Edge
45
ns
(Note 2)
t
DC2ALEF
e
(/4
t
C
a
20
Delay from CK2 Falling Edge to
ALE Falling Edge
45
ns
(Note 2)
t
LL
e
(/2
t
C
b
9
t
ST
e
(/4
t
C
b
7
ALE Pulse Width
41
ns
Setup of Address Valid before
ALE Falling Edge
18
ns
t
VP
e
(/4
t
C
b
5
Hold of Address Valid after
ALE Falling Edge
20
ns
t
ARR
e
(/4
t
C
b
5
t
ACC
e
t
C
a
WS
b
55
t
RD
e
(/2
t
C
a
WS
b
65
t
RW
e
(/2
t
C
a
WS
b
10
t
DR
e
*/4
t
C
b
15
ALE Falling Edge to RD Falling Edge
20
ns
Data Input Valid after Address Output Valid
145
ns
(Note 6)
Data Input Valid after RD Falling Edge
85
ns
RD Pulse Width
140
ns
Hold of Data Input Valid after
RD Rising Edge
0
60
ns
t
RDA
e
t
C
b
15
t
ARW
e
(/2
t
C
b
5
t
WW
e
*/4
t
C
a
WS
b
15
t
V
e
(/2
t
C
a
WS
b
5
t
HW
e
(/4
t
C
b
5
t
DAR
e
(/4
t
C
a
WS
b
50
Bus Enable after RD Rising Edge
85
ns
ALE Falling Edge to WR Falling Edge
45
ns
WR Pulse Width
160
ns
Data Output Valid before WR Rising Edge
145
ns
Hold of Data Valid after WR Rising Edge
20
ns
Falling Edge of ALE to
Falling Edge of RDY
75
ns
t
RWP
e
t
C
RDY Pulse Width
100
ns
A
R
W
R
I
Note:
C
L
e
40 pF.
Note 1:
These AC characteristics are guaranteed with external clock drive on CKI having 50% duty cycle and with less than 15 pF load on CKO with rise and fall
times (t
CKIR
and t
CKIL
) on CKI input less than 2.5 ns.
Note 2:
Do not design with these parameters unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either
CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3:
t
HAE
is spec’d for case with HLD falling edge occurring at the latest time it can be accepted during the present CPU cycle being executed. If HLD falling
edge occurs later, t
HAE
may be as long as (3 t
C
a
4WS
a
72 t
C
a
100) may occur depending on the following CPU instruction cycles, its wait states and ready
input.
Note 4:
WS (t
WAIT
)
c
(number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, t
C
e
20 MHz, with
one wait state programmed.
Note 5:
Due to emulation restrictionsDactual limits will be better.
Note 6:
This is guaranteed by design and not tested.
4
相關(guān)PDF資料
PDF描述
HPC36104 High-Performance microController with A/D
HPC36164 High-Performance microController with A/D
HPC-DEV-ISE-E High-Performance microController with A/D
HPC-DEV-ISE4 High-Performance microController with A/D
HPC46004 High-Performance microController
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HPC46004VF30 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Performance microController with A/D
HPC46030/E17 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
HPC46030/V17 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
HPC46040RE17 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
HPC46040RV17 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller