- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370644 > HMS81C2020AQ (Electronic Theatre Controls, Inc.) CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | HMS81C2020AQ |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| 中文描述： | CMOS單芯片8位微控制器與A / D轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 48/107頁(yè) |
| 文件大小： | 1482K |
| 代理商： | HMS81C2020AQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)
HMS81C2012A/2020A
44
SEP. 2004 Ver 2.00
Enable and Disable Watchdog
Watchdog timer is enabled by setting WDTON (bit 4 in
CKCTLR) to “1”. WDTON is initialized to “0” during re-
set and it should be set to “1” to operate after reset is re-
leased.
Example: Enables watchdog timer for Reset
:
LDM
:
:
CKCTLR,#xx1x_xxxxB;
WDTON
←
1
The watchdog timer is disabled by clearing bit 5 (WD-
TON) of CKCTLR. The watchdog timer is halted in STOP
mode and restarts automatically after STOP mode is re-
leased.
Watchdog Timer Interrupt
The watchdog timer can be also used as a simple 7-bit tim-
er by clearing bit5 of CKCTLR to “0”. The interval of
watchdog timer interrupt is decided by Basic Interval Tim-
er. Interval equation is shown as below.
The stack pointer (SP) should be initialized before using
the watchdog timer output as an interrupt source.
Example: 7-bit timer interrupt set up.
LDM
LDM
CKCTLR,#xx0xxxxxB;
WDTON
←
0
WDTR,#7FH
;
WDTCL
←
1
:
Figure 11-3 Watchdog timer Timing
If the watchdog timer output becomes active, a reset is gen-
erated, which drives the RESET pin low to reset the inter-
nal hardware.
The main clock oscillator also turns on when a watchdog
timer reset is generated in sub clock mode.
T
WDTR
Interval of BIT
×
=
2
3
n
Source clock
BIT overflow
Binary-counter
WDTR
WDTIF interrupt
WDTR
←
"0100_0011
B
"
1
0
Match
Detect
Counter
Clear
1
2
3
0
3
WDT reset
reset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS81C20XXA | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA-HK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HN2716 | 2048-word x 8bit Erasable and Electrically Programmable Only Memory |
| HN27512 | 512K (64K X 8 BIT ) UV AND OTP EPROM |
| HN27512P-25 | 512K (64K X 8 BIT ) UV AND OTP EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS81C20XXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA-HK | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2112A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[VFD MCU: High Voltage IO/ADC/HS PWM/SCI] |
| HMS81C2120A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[VFD MCU: High Voltage IO/ADC/HS PWM/SCI] |
| HMS81C4260 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。