- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370644 > HMS81C2020AK (Electronic Theatre Controls, Inc.) INDCTR, PWR, SMT 3.3UH, 15%, 4.6 A PDF資料下載
參數(shù)資料
| 型號(hào)： | HMS81C2020AK |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | INDCTR, PWR, SMT 3.3UH, 15%, 4.6 A |
| 中文描述： | CMOS單芯片8位微控制器與A / D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 87/107頁 |
| 文件大?。?/td> | 1482K |
| 代理商： | HMS81C2020AK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁當(dāng)前第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
HMS81C2012A/2020A
SEP. 2004 Ver 2.00
83
19. RESET
The HMS81C20xxA have two types of reset generation
procedures; one is an external reset input, the other is a
watch-dog timer reset. Table 19-1 shows on-chip hardware
initialization by reset action.
Table 19-1 Initializing Internal Status by Reset Action
19.1 External Reset Input
The reset input is the RESET pin, which is the input to a
Schmitt Trigger. A reset in accomplished by holding the
RESET pin low for at least 8 oscillator periods, within the
operating voltage range and oscillation stable, it is applied,
and the internal state is initialized. After reset, 64ms (at 4
MHz) add with 7 oscillator periods are required to start ex-
ecution as shown in Figure 19-2.
Internal RAM is not affected by reset. When V
DD
is turned
on, the RAM content is indeterminate. Therefore, this
RAM should be initialized before read or tested it.
When the RESET pin input goes to high, the reset opera-
tion is released and the program execution starts at the vec-
tor address stored at addresses FFFE
H
- FFFF
H
.
A connection for simple power-on-reset is shown in Figure
19-1.
Figure 19-1 Simple Power-on-Reset Circuit
Figure 19-2 Timing Diagram after RESET
19.2 Watchdog Timer Reset
Refer to “11. WATCHDOG TIMER” on page 42.
On-chip Hardware
Initial Value
On-chip Hardware
Initial Value
Program counter
(PC)
(FFFF
H
) - (FFFE
H
)
Peripheral clock
Off
RAM page register
(RPR)
0
Watchdog timer
Disable
G-flag
(G)
0
Control registers
Refer to Table 8-1 on page 29
Operation mode
Main-frequency clock
Power fail detector
Disable
7036P
V
CC
10uF
+
10k
to the RESET pin
MAIN PROGRAM
Oscillator
(X
IN
pin)
FFFE FFFF
Stabilization Time
t
ST
= 62.5mS at 4.19MHz
RESET
ADDRESS
BUS
DATA
BUS
1
2
3
4
5
6
7
Start
FE
ADL
ADH
OP
RESET Process Step
~
~
~
~
~
~
t
ST
=
x 256
f
MAIN
÷
1024
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS81C2020ALQ | IND SM 4.7UH 15% |
| HMS81C2020AQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA-HK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HN2716 | 2048-word x 8bit Erasable and Electrically Programmable Only Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS81C2020ALQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2020AQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA-HK | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2112A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[VFD MCU: High Voltage IO/ADC/HS PWM/SCI] |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。