- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370644 > HMS81C2020AK (Electronic Theatre Controls, Inc.) INDCTR, PWR, SMT 3.3UH, 15%, 4.6 A PDF資料下載
參數(shù)資料
| 型號(hào)： | HMS81C2020AK |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | INDCTR, PWR, SMT 3.3UH, 15%, 4.6 A |
| 中文描述： | CMOS單芯片8位微控制器與A / D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 76/107頁 |
| 文件大?。?/td> | 1482K |
| 代理商： | HMS81C2020AK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
HMS81C2012A/2020A
72
SEP. 2004 Ver 2.00
16.3 Multi Interrupt
If two requests of different priority levels are received si-
multaneously, the request of higher priority level is ser-
viced. If requests of the interrupt are received at the same
time simultaneously, an internal polling sequence deter-
mines by hardware which request is serviced.
Figure 16-6 Execution of Multi Interrupt
However, multiple processing through software for special
features is possible. Generally when an interrupt is accept-
ed, the I-flag is cleared to disable any further interrupt. But
as user sets I-flag in interrupt routine, some further inter-
rupt can be serviced even if certain interrupt is in progress.
Example:
During Timer1 interrupt is in progress, INT0 in-
terrupt serviced without any suspend.
TIMER1: PUSH
A
X
Y
IENH,#80H
IENL,#0
PUSH
PUSH
LDM
LDM
EI
:
:
:
;
Enable INT0 only
;
Disable other
;
Enable Interrupt
:
:
:
LDM
LDM
POP
POP
POP
RETI
IENH,#0F0H
IENL,#0F0H
Y
X
A
;
Enable all interrupts
enable INT0
disable other
TIMER 1
service
INT0
service
Main Program
service
Occur
TIMER1 interrupt
Occur
INT0
EI
enable INT0
enable other
In this example, the INT0 interrupt can be serviced without any
pending, even TIMER1 is in progress.
Because of re-setting the interrupt enable registers IENH,IENL
and master enable "EI" in the TIMER1 routine.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS81C2020ALQ | IND SM 4.7UH 15% |
| HMS81C2020AQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA-HK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HN2716 | 2048-word x 8bit Erasable and Electrically Programmable Only Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS81C2020ALQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2020AQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C20XXA-HK | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2112A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[VFD MCU: High Voltage IO/ADC/HS PWM/SCI] |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。