- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383070 > HM6208HLP-25 x4 SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HM6208HLP-25 |
| 英文描述： | x4 SRAM |
| 中文描述： | x4的SRAM |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大?。?/td> | 147K |
| 代理商： | HM6208HLP-25 |
HM6207H Series
8
Write Timing Waveform (2)
(
&(
Controlled)
t
WC
t
AS
t
CW
t
WP
t
DW
t
DH
Valid Data
Din
Address
CS
WE
t
AW
t
WR
t
WZ
Dout
High impedance
Data undefined
Notes: 1.
2.
3.
4.
A write occurs during the overlap of a low CS and a low WE.
t
WR
is measured from the earlier of CS or WE going high to the end of the
write cycle.
If the CS low transition occurs simultaneously with the WE low transition,
the output buffers remain in a high impedance state.
Dout has the same phase as write data in this write cycle, if t
WR
is long enough.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM6208HLP-35 | x4 SRAM |
| HM6208HLP-45 | x4 SRAM |
| HM6208HP-25 | x4 SRAM |
| HM6208HP-35 | x4 SRAM |
| HM6208HP-45 | x4 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM6208HLP-35 | 制造商:Renesas Electronics 功能描述:SRAM Chip Async Single 5V 256K-Bit 64K x 4-Bit 35ns 24-Pin PDIP |
| HM6208HLP-45 | 制造商:HITACHI 制造商全稱(chēng):Hitachi Semiconductor 功能描述:65,536-word ⅴ 4-bit High Speed CMOS Static RAM |
| HM6208HP-25 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x4 SRAM |
| HM6208HP-35 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x4 SRAM |
| HM6208HP-45 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x4 SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。