- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371815 > HI7191IP (HARRIS SEMICONDUCTOR) 24-Bit, High Precision, Sigma Delta A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | HI7191IP |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | ADC |
| 英文描述： | 24-Bit, High Precision, Sigma Delta A/D Converter |
| 中文描述： | 1-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP20 |
| 文件頁(yè)數(shù)： | 17/24頁(yè) |
| 文件大?。?/td> | 187K |
| 代理商： | HI7191IP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
1913
Write Operation
Data can be written to the Control Register, Offset Calibra-
tion Register, Positive Full Scale Calibration Register, and
the Negative Full Scale Calibration Register. Write opera-
tions are done using the SDIO, CS and SCLK lines only, as
all data is written into the HI7191 via the SDIO line even
when using the 3-wire configuration. Figures 15 and 16
show typical write timing diagrams.
The communication cycle is started by asserting the CS line
low and starting the clock from its idle state. To assert a write
cycle, during the instruction phase of the communication
cycle, the Instruction Byte should be set to a write transfer
(R/W = 1).
When writing to the serial port, data is latched into the
HI7191 on the rising edge of SCLK. Data can then be
changed on the falling edge of SCLK. Data can also be
changed on the rising edge of SCLK due to the 0ns hold
time required on the data. This is useful in pipelined applica-
tions where the data is latched on the rising edge of the
clock.
Read Operation - 3-Wire Transfer
Data can be read from the Data Output Register, Control
Register, Offset Calibration Register, Positive Full Scale
Calibration Register, and the Negative Full Scale Calibration
Register. When configured in 3-wire transfer mode, read
operations are done using the SDIO, SDO, CS and SCLK
lines. All data is read via the SDO line. Figures 17 and 18
show typical 3-wire read timing diagrams.
The communication cycle is started by asserting the CS line
and starting the clock from its idle state. To assert a read
cycle, during the instruction phase of the communication
cycle, the Instruction Byte should be set to a read transfer
(R/W = 0).
When reading the serial port, data is driven out of the
HI7191 on the falling edge of SCLK. Data can be registered
externally on the next rising edge of SCLK.
Read Operation - 2-Wire Transfer
Data can be read from the Data Output Register, Control
Register, Offset Calibration Register, Positive Full Scale Cal-
ibration Register, and the Negative Full Scale Calibration
Register. When configured in two-wire transfer mode, read
operations are done using the SDIO, CS and SCLK lines. All
data is read via the SDIO line. Figures 19 and 20 show
typical 2-wire read timing diagrams.
The communication cycle is started by asserting the CS line
and starting the clock from its idle state. To assert a read cycle,
during the instruction phase of the communication cycle, the
Instruction Byte should be set to a read transfer (R/W = 0).
When reading the serial port, data is driven out of the
HI7191 on the falling edge of SCLK. Data can be registered
externally on the next rising edge of SCLK.
Detailed Register Descriptions
Data Output Register
The Data Output Register contains 24 bits of converted data.
This register is a read only register.
TABLE 6. INTERNAL DATA ACCESS DECODE STARTING BYTE
FSC A3
A2
A1
A0
DESCRIPTION
X
0
0
0
0
Data Output Register, Byte 0
X
0
0
0
1
Data Output Register, Byte 1
X
0
0
1
0
Data Output Register, Byte 2
X
0
1
0
0
Control Register, Byte 0
X
0
1
0
1
Control Register, Byte 1
X
0
1
1
0
Control Register, Byte 2
X
1
0
0
0
Offset Cal Register, Byte 0
X
1
0
0
1
Offset Cal Register, Byte 1
X
1
0
1
0
Offset Cal Register, Byte 2
0
1
1
0
0
Positive Full Scale Cal Register, Byte 0
0
1
1
0
1
Positive Full Scale Cal Register, Byte 1
0
1
1
1
0
Positive Full Scale Cal Register, Byte 2
1
1
1
0
0
Negative Full Scale Cal Register, Byte 0
1
1
1
0
1
Negative Full Scale Cal Register, Byte 1
1
1
1
1
0
Negative Full Scale Cal Register, Byte 2
BYTE 2
MSB
22
21
20
19
18
17
16
D23
D22
D21
D20
D19
D18
D17
D16
BYTE 1
15
14
13
12
11
10
9
8
D15
D14
D13
D12
D11
D10
D9
D8
BYTE 0
7
6
5
4
3
2
1
LSB
D7
D6
D5
D4
D3
D2
D1
D0
HI7191
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI8182C | Telecommunication IC |
| HI8182CM | Telecommunication IC |
| HI8182R | Telecommunication IC |
| HI8182RM | Telecommunication IC |
| HI8281 | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI7191IPZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC W/ANNEAL ADC 24BIT SIGMADELTA 20PDIP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI73127 | 制造商:Hanna 功能描述:Bulk |
| HI-73127 | 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE SPARE 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE, SPARE 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE, SPARE; pH Measuring Ranges:- |
| HI765PWL | 制造商:Hanna 功能描述: |
| HI766C | 制造商:Hanna 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。