- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371815 > HI7191IB (INTERSIL CORP) 24-Bit, High Precision, Sigma Delta A/D Converter PDF資料下載
參數(shù)資料
| 型號： | HI7191IB |
| 廠商： | INTERSIL CORP |
| 元件分類： | ADC |
| 英文描述： | 24-Bit, High Precision, Sigma Delta A/D Converter |
| 中文描述： | 1-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO20 |
| 封裝： | PLASTIC, MS-013AC, SOIC-20 |
| 文件頁數(shù)： | 14/24頁 |
| 文件大?。?/td> | 187K |
| 代理商： | HI7191IB |
1910
System Gain Calibration Mode
The Gain Calibration Mode is a single step process that
updates the Positive and Negative Full Scale Calibration Reg-
isters. This mode will convert the external differential signal
applied to the V
IN
inputs and then store that value in the Nega-
tive Full Scale Calibration Register. Then the polarity of the
input is reversed internally and another conversion is per-
formed. This conversion result is written to the Positive Full
Scale Calibration Register. The user must apply the +Full
Scale voltage to the HI7191 analog inputs and allow the signal
to settle before selecting this mode. After 1 more conversion
period the DRDY line will activate signaling the calibration is
complete and valid data is present in the data output register.
Reserved
This mode is not used in the HI7191 and should not be
selected. There is no internal detection logic to keep this
condition from being selected and care should be taken not
to assert this bit combination.
Offset and Span Limits
There are limits to the amount of offset and gain which can
be adjusted out for the HI7191. For both bipolar and unipolar
modes the minimum and maximum input spans are
0.2 x V
REF
/GAIN and 1.2 x V
REF
/GAIN respectively.
In the unipolar mode the offset plus the span cannot exceed
the 1.2 x V
REF
/GAIN limit. So, if the span is at its minimum
value of 0.2 x V
REF
/GAIN, the offset must be less than 1 x
V
REF
/GAIN. In bipolar mode the span is equidistant around
the voltage used for the zero scale point. For this mode the
offset plus half the span cannot exceed 1.2 x V
REF
/GAIN. If
the span is at
±
0.2 x V
REF
/GAIN
,
then the offset can not be
greater than
±
2 x V
REF
/GAIN.
Serial Interface
The HI7191 has a flexible, synchronous serial communication
port to allow easy interfacing to many industry standard micro-
controllers and microprocessors. The serial I/O is compatible
with most synchronous transfer formats, including both the
Motorola 6805/11 SPI and Intel 8051 SSR protocols. The
Serial Interface is a flexible 2-wire or 3-wire hardware interface
where the HI7191 can be configured to read and write on a
single bidirectional line (SDIO) or configured for writing on
SDIO and reading on the SDO line.
The interface is byte organized with each register byte
having a specific address and single or multiple byte trans-
fers are supported. In addition, the interface allows flexibility
as to the byte and bit access order. That is, the user can
specify MSB/LSB first bit positioning and can access bytes
in ascending/descending order from any byte position.
The serial interface allows the user to communicate with 5
registers that control the operation of the device.
Data Output Register
- a 24-bit, read only register
containing the conversion results.
Control Register
- a 24-bit, read/write register containing
the setup and operating modes of the device.
Offset Calibration Register
- a 24-bit, read/write register
used for calibrating the zero point of the converter or system.
Positive Full Scale Calibration Register
- a 24-bit,
read/write register used for calibrating the Positive Full Scale
point of the converter or system.
Negative Full Scale Calibration Register
- a 24-bit,
read/write register used for calibrating the Negative Full
Scale point of the converter or system.
Two clock modes are supported. The HI7191 can accept the
serial interface clock (SCLK) as an input from the system or
generate the SCLK signal as an output. If the MODE pin is
logic low the HI7191 is in external clocking mode and the
SCLK pin is configured as an input. In this mode the user
supplies the serial interface clock and all interface timing
specifications are synchronous to this input. If the MODE pin
is logic high the HI7191 is in self-clocking mode and the
SCLK pin is configured as an output. In self-clocking mode,
SCLK runs at F
SCLK
= OSC
1
/8 and stalls high at byte
boundaries. SCLK does NOT have the capability to stall low
in this mode. All interface timing specifications are
synchronous to the SCLK output.
Normal operation in self-clocking mode is as follows (See
Figure 13): CS is sampled low on falling OSC
1
edges. The
first SCLK transition output is delayed 29 OSC
1
cycles from
the next rising OSC
1
. SCLK transitions eight times and then
stalls high for 28 OSC
1
cycles. After this stall period is com-
pleted SCLK will again transition eight times and stall high.
This sequence will repeat continuously while CS is active.
The extra OSC
1
cycle required when coming out of the CS
inactive state is a one clock cycle latency required to prop-
erly sample the CS input. Note that the normal stall at byte
boundaries is 28 OSC
1
cycles thus giving a SCLK rising to
rising edge stall period of 32 OSC
1
cycles.
The affects of CS on the I/O are different for self-clocking
mode (MODE = 1) than for external mode (MODE = 0). For
external clocking mode CS inactive disables the I/O state
machine, effectively freezing the state of the I/O cycle. That
is, an I/O cycle can be interrupted using chip select and the
HI7191 will continue with that I/O cycle when re-enabled via
CS. SCLK can continue toggling while CS is inactive. If CS
goes inactive during an I/O cycle, it is up to the user to
ensure that the state of SCLK is identical when reactivating
CS as to what it was when CS went inactive. For read opera-
tions in external clocking mode, the output will go three-state
immediately upon deactivation of CS.
For self-clocking mode (MODE = 1), the affects of CS are
different. If CS transitions high (inactive) during the period
when data is being transferred (any non stall time) the HI7191
will complete the data transfer to the byte boundary. That is,
once SCLK begins the eight transition sequence, it will always
complete the eight cycles. If CS remains inactive after the byte
has been transferred it will be sampled and SCLK will remain
stalled high indefinitely. If CS has returned to active low before
the data byte transfer period is completed the HI7191 acts as
if CS was active during the entire transfer period.
HI7191
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI7191 | 24-Bit, High Precision, Sigma Delta A/D Converter |
| HI7191IP | 24-Bit, High Precision, Sigma Delta A/D Converter |
| HI8182C | Telecommunication IC |
| HI8182CM | Telecommunication IC |
| HI8182R | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI7191IBZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ADC 24BIT SIGMADELTA 20 IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI7191IBZ-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ADC 24BIT SIGMADELTA 20 IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI7191IP | 功能描述:IC ADC 24BIT PROGBL SER 20-PDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI7191IPZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC W/ANNEAL ADC 24BIT SIGMADELTA 20PDIP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI73127 | 制造商:Hanna 功能描述:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。