- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371815 > HI5805BIB (INTERSIL CORP) 12-Bit, 5MSPS A/D Converter PDF資料下載
參數(shù)資料
| 型號： | HI5805BIB |
| 廠商： | INTERSIL CORP |
| 元件分類： | ADC |
| 英文描述： | 12-Bit, 5MSPS A/D Converter |
| 中文描述： | 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 113K |
| 代理商： | HI5805BIB |
123
Detailed Description
Theory of Operation
The HI5805 is a 12-bit, fully-differential, sampling pipeline A/D
converter with digital error correction. Figure 14 depicts the
circuit for the front end differential-in-differential-out sample-
and-hold (S/H). The switches are controlled by an internal
clock which is a non-overlapping two phase signal, f
1
and f
2
,
derived from the master clock. During the sampling phase, f
1
,
the input signal is applied to the sampling capacitors, C
S
. At
the same time the holding capacitors, C
H
, are discharged to
analog ground. At the falling edge of f
1
the input signal is
sampled on the bottom plates of the sampling capacitors. In
the next clock phase, f
2
, the two bottom plates of the sampling
capacitors are connected together and the holding capacitors
are switched to the op-amp output nodes. The charge then
redistributes between C
S
and C
H
completing one sample-
and-hold cycle. The output is a fully-differential, sampled-data
representation of the analog input. The circuit not only
performs the sample-and-hold function but will also convert a
single-ended input to a fully-differential output for the
converter core. During the sampling phase, the V
IN
pins see
only the on-resistance of a switch and C
S
. The relatively small
values of these components result in a typical full power input
bandwidth of 100MHz for the converter.
As illustrated in the functional block diagram and the timing
diagram in Figure 1, three identical pipeline subconverter
stages, each containing a four-bit flash converter, a four-bit
digital-to-analog converter and an amplifier with a voltage
gain of 8, follow the S/H circuit with the fourth stage being
only a 4-bit flash converter. Each converter stage in the
pipeline will be sampling in one phase and amplifying in the
other clock phase. Each individual sub-converter clock
signal is offset by 180 degrees from the previous stage
clock signal, with the result that alternate stages in the
pipeline will perform the same operation.
The 4-bit digital output of each stage is fed to a digital delay
line controlled by the internal clock. The purpose of the delay
line is to align the digital output data to the corresponding
sampled analog input signal. This delayed data is fed to the
digital error correction circuit which corrects the error in the
output data with the information contained in the redundant
bits to form the final 12-bit output for the converter.
Because of the pipeline nature of this converter, the data on
the bus is output at the 3rd cycle of the clock after the analog
sample is taken. This delay is specified as the data latency.
After the data latency time, the data representing each
succeeding sample is output at the following clock pulse. The
output data is synchronized to the external clock by a latch.
The digital outputs are in offset binary format (See Table 1).
Internal Reference Generator, V
ROUT
and V
RIN
The HI5805 has an internal reference generator, therefore, no
external reference voltage is required. V
ROUT
must be
connected to V
RIN
when using the internal reference voltage.
The HI5805 can be used with an external reference. The
converter requires only one external reference voltage
connected to the V
RIN
pin with V
ROUT
left open.
The HI5805 is tested with V
RIN
equal to 3.5V. Internal to the
converter, two reference voltages of 1.3V and 3.3V are
generated for a fully differential input signal range of
±
2V.
In order to minimize overall converter noise, it is
recommended that adequate high frequency decoupling be
provided at the reference voltage input pin, V
RIN
.
Pin Descriptions
PIN NO.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
NAME
CLK
DV
CC1
D
GND1
DV
CC1
D
GND1
AV
CC
A
GND
V
IN
+
V
IN
-
V
DC
V
ROUT
V
RIN
A
GND
AV
CC
D11
D10
D9
D8
D7
D6
D
GND2
DV
CC2
D5
D4
D3
D2
D1
D0
DESCRIPTION
Input Clock.
Digital Supply (5.0V).
Digital Ground.
Digital Supply (5.0V).
Digital Ground
Analog Supply (5.0V).
Analog Ground.
Positive Analog Input.
Negative Analog Input.
DC Bias Voltage Output.
Reference Voltage Output.
Reference Voltage Input.
Analog Ground.
Analog Supply (5.0V).
Data Bit 11 Output (MSB).
Data Bit 10 Output.
Data Bit 9 Output.
Data Bit 8 Output.
Data Bit 7 Output.
Data Bit 6 Output.
Digital Output Ground.
Digital Output Supply (3.0V to 5.0V).
Data Bit 5 Output.
Data Bit 4 Output.
Data Bit 3 Output.
Data Bit 2 Output.
Data Bit 1 Output.
Data Bit 0 Output (LSB).
C
H
C
S
C
S
V
IN
+
V
OUT
+
V
OUT
-
V
IN
-
φ
1
φ
1
φ
2
φ
1
φ
1
C
H
φ
1
φ
1
FIGURE 14. ANALOG INPUT SAMPLE-AND-HOLD
+
-
-
+
HI5805
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI5805 | 12-Bit, 5MSPS A/D Converter |
| HI5805EVAL1 | 12-Bit, 5MSPS A/D Converter |
| HI5808BIB | CANCA06EW32A55PBF80F42 |
| HI5808EVAL1 | 12-Bit, 10 MSPS A/D Converter |
| HI5808 | 12-Bit, 10 MSPS A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI5805BIBZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 28 INDTEMP A/D 12BIT 5MSPS 0 5LSB V-REF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI5805EVAL1 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 HI5805 EVAL PL ATFORM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| HI5806IB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HI5808 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, 9MSPS A/D Converter |
| HI5808_01 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, 9MSPS A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。