- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371807 > HFA3861AIN96 (INTERSIL CORP) Circular Connector; No. of Contacts:21; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:22-21 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | HFA3861AIN96 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Circular Connector; No. of Contacts:21; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:22-21 RoHS Compliant: No |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, PLASTIC, MS-026ACD, TQFP-64 |
| 文件頁數(shù)： | 7/37頁 |
| 文件大小： | 440K |
| 代理商： | HFA3861AIN96 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
7
RXCLK is an output from the HFA3861A and is the clock
for the serial demodulated data on RXD. MD_RDY is an
output from the HFA3861A and it may be set to go active
after the SFD or CRC fields. Note that RXCLK becomes
active after the Start Frame Delimiter (SFD) to clock out the
Signal, Service, and Length fields, then goes inactive
during the header CRC field. RXCLK becomes active again
for the data. MD_RDY returns to its inactive state after
RX_PE is deactivated by the external controller, or if a
header error is detected. A header error is either a failure of
the CRC check, or the failure of the received signal field to
match one of the 4 programmed signal fields. For either
type of header error, the HFA3861A will reset itself after
reception of the CRC field. If MD_RDY had been set to go
active after CRC, it will remain low.
MD_RDY and RXCLK can be configured through CR 1, bits
1 and 0 to be active low, or active high. The receive port is
completely independent from the operation of the other
interface ports including the TX port, supporting therefore a
full duplex mode.
RX I/Q A/D Interface
The PRISM baseband processor chip (HFA3861A) includes
two 6-bit Analog to Digital converters (A/Ds) that sample the
balanced differential analog input from the IF down
converter. The I/Q A/D clock, samples at twice the chip rate.
The nominal sampling rate is 22MHz.
The interface specifications for the I and Q A/Ds are listed in
Table 1. The HFA3861A is designed to be DC coupled to the
HFA3783.
The voltages applied to pin 16, V
REF
and pin 21, I
REF
set
the references for the internal I and Q A/D converters. In
addition, For a nominal I/Q input of 250mV
P-P
, the
suggested V
REF
voltage is 1.2V.
AGC Circuit
The AGC circuit is designed to optimize A/D performance for
the I and Q inputs by maintaining the proper headroom on
the 6-bit converters. There are two gain stages being
controlled. At RF, the gain control is a 30dB step in gain from
turning off the LNA. This RF gain control optimizes the
receiver dynamic range when the signal level is high and
maintains the noise figure of the receiver when it is needed
most. At IF the gain control is linear and covers the bulk of
the gain control range of the receiver.
The AGC sensing mechanism uses a combination of the
I and Q A/D converters and the detected signal level in the
IF to determine the gain settings. The A/D outputs are
monitored in the HFA3861A for the desired nominal level.
When it is reached, by adjusting the receiver gain, the gain
control is locked for the remainder of the packet.
RX_AGC_IN Interface
The signal level in the IF stage is monitored to determine
when to impose the up to 30dB gain reduction in the RF
stage. This maximizes the dynamic range of the receiver by
keeping the RF stages out of saturation at high signal levels.
When the IF circuits’ sensor output reaches 0.5V, the
HFA3861A comparator switches in the 30dB pad and
compensates the IF AGC and RSSI measures.
TX I/Q DAC Interface
The transmit section outputs balanced differential analog
signals from the transmit DACs to the HFA3783. These are
DC coupled and digitally filtered.
NOTE: MD_RDY active after CRC16. See detailed timing diagrams (Figures 18, 19, 20).
FIGURE 5. RX PORT TIMING
RXCLK
RX_PE
MD_RDY
RXD
PROCESSING
PREAMBLE/HEADER
LSB
DATA PACKET
MSB
HEADER
FIELDS
DATA
TABLE 1. I, Q, A/D SPECIFICATIONS
PARAMETER
MIN
0.90
-
-
5k
-
TYP
1.00
11MHz
2
-
22MHz
MAX
1.10
-
-
-
-
Full Scale Input Voltage (V
P-P
)
Input Bandwidth (-0.5dB)
Input Capacitance (pF)
Input Impedance (DC)
f
S
(Sampling Frequency)
HFA3861A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HFA3861AIN | 288 MACROCELL 3.3 VOLT ISP CPLD |
| HFA3863IN | Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863IN96 | Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863 | Direct Sequence Spread Spectrum Baseband Processor(直接序列擴(kuò)譜基帶處理器) |
| HFA3983IV96 | 2.4GHz Power Amplifier and Detector |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HFA3861B | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861BIN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861BIN96 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861IV | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861IV96 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。