
KING BILLION ELECTRONICS CO., LTD
駿
億
電
子
股
份
有
限
公
司
HE84G761
HE80004 Series
June 30, 2003
This specification is subject to change without notice. Please contact sales person for the latest version before use.
32
V1.01
TBS[3..0]
1010
1011
1100
1101
1110
1111
Interrupt Frequency
16 Hz
8 Hz
4 Hz
2 Hz
1 Hz
0.5 Hz
16.
Watch Dog Timer
Watch Dog Timer (WDT) is designed to reset system automatically and prevents system dead lock caused
by abnormal hardware activities or program execution. The WDT needs to be enabled in Mask Option.
MO_WDTE
0
1
Function
WDT disable
WDT enable
Using the WDT function, the “CLRWDT” instruction needs to be executed in every possible program
path when the program runs normally in order to clears the WDT counter before it overflows, so that the
program can operate normally. When abnormal conditions happen to cause the MCU to divert from
normal path, the WDT counter will not be cleared and reset signal will be generated to reset the system.
The WDT clock source is the same as TC1 (Timer1 clock), and the WDT reset signal is generated when
the counter had counted 32768 clock. The WDT can function in Normal, Slow and Idle Mode. However,
WDT will not function during Sleep Mode (as the TC1 clock has stopped).