- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370489 > HD74SSTV16857 (Hitachi,Ltd.) 1:1 14-bit SSTL_2 Registered Buffer(1:1 14-位 SSTL_2 寄存緩沖器) PDF資料下載
參數(shù)資料
| 型號： | HD74SSTV16857 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 1:1 14-bit SSTL_2 Registered Buffer(1:1 14-位 SSTL_2 寄存緩沖器) |
| 中文描述： | 1:1 14位SSTL_2注冊緩沖區(qū)（1:1 14 -位SSTL_2寄存緩沖器） |
| 文件頁數(shù)： | 8/15頁 |
| 文件大小： | 64K |
| 代理商： | HD74SSTV16857 |
HD74SSTV16857
8
Switching Characteristics
Item
Symbol
V
CC
= 2.5
±
0.2 V
Min
Unit
Test Condition
Max
Clock frequency
*1
f
clock
t
su
—
200
MHz
Setup time
Fast slew rate
*4, 6
0.75
—
ns
Data before CLK
↑
,
CLK
↓
Slow slew rate
*5, 6
0.9
—
Hold time
Fast slew rate
*4, 6
t
h
0.75
—
ns
Data after CLK
↑
,
CLK
↓
Slow slew rate
*5, 6
0.9
—
Differential inputs
active time
t
act
22
—
ns
Data inputs must be low
after
RESET
high.
Differential inputs
inactive time
t
inact
22
—
ns
Data and clock inputs
must be held at valid
levels (not floating) after
RESET
low.
CLK
,
CLK
“H” or “L”
Pulse width
t
w
t
SL
2.5
—
ns
Output slew
*3
1
4
volt/ns
(C
L
= 30 pF, R
L
= 50
, V
REF
= V
TT
= V
DDQ
×
0.5)
Item
Symbol
V
CC
= 2.5
±
0.2 V
Min
Unit
FROM
TO
Typ
Max
(Input)
(Output)
Maximum clock frequency
f
max
t
PLH,
t
PHL
t
PHL
200
—
—
MHz
Propagation delay time
*2
1.1
—
2.8
ns
CLK,
CLK
Q
RESET
—
—
5.0
Q
Notes: 1. Although the clock is differential, all timing is relative to CLK going high and
CLK
going low.
2. This timing relationship is specified into test load (see waveforms – 3, 4) with all of the outputs
switching.
3. Assumes into an equivalent, distributed load to the address net structure defined in the
application information provided in this specification.
4. For data signal input slew rate
≥
1 V/ns.
5. For data signal input slew rate
≥
0.5 V/ns and < 1 V/ns.
6. CLK,
CLK
signals input slew rates are
≥
1 V/ns.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74SSTV16859 | 1:2 13-bit SSTL_2 Registered Buffer(1:2 13-位 SSTL_2 寄存緩沖器) |
| HD74UH00 | v2-input NAND Gate |
| HD74UH02 | 2-input NOR Gate |
| HD74UH04 | Inverter |
| HD74UH08 | 2-input AND Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74SSTV16857TE | 功能描述:IC REG BUFFER 14-BIT 48TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:74SSTV 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| HD74SSTV16859TE | 制造商:Renesas Electronics Corporation 功能描述:REGISTERED BFFR SGL 13-CH CMOS 64TSSOP - Tape and Reel |
| HD74UH08EL | 制造商:Renesas Electronics Corporation 功能描述:UNI LOGIC SERIES 2 INPUT |
| HD74UH4066(EL-E) | 制造商:Renesas Electronics Corporation 功能描述: |
| HD750 | 制造商:EXTECH-FLIR COMMERCIAL SYSTEMS 功能描述:MANOMETER WITH SOFTWARE, 5PSI 制造商:Extech 功能描述:Differential Pressure Manometer,Large LCD Display With Backlighting |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。