- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370484 > HD74LV574A (Hitachi,Ltd.) Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | HD74LV574A |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs |
| 中文描述： | 八路邊沿觸發(fā)D型觸發(fā)器3正反器態(tài)輸出 |
| 文件頁(yè)數(shù)： | 6/15頁(yè) |
| 文件大?。?/td> | 68K |
| 代理商： | HD74LV574A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
HD74LV574A
6
Switching Characteristics
V
CC
= 2.5
±
0.2 V
Ta = 25
°
C
Ta = –40 to 85
°
C
Item
Symbol
Min
Typ
Max
Min
Max
Unit
Test Conditions
FROM
(Input)
TO
(Output)
Maximum
clock
frequency
fmax
60
100
—
50
—
MHz
C
L
= 15 pF
50
85
—
40
—
C
L
= 50 pF
Propa-
gation
delay time
t
PLH
t
PHL
—
9.6
16.6
1.0
20.0
ns
C
L
= 15 pF
CLK
Q
—
11.6
19.6
1.0
23.0
C
L
= 50 pF
Enable
time
t
ZH
t
ZL
—
9.2
16.1
1.0
19.0
ns
C
L
= 15 pF
OE
Q
—
10.9
19.0
1.0
22.0
C
L
= 50 pF
Disable
time
t
HZ
t
LZ
—
6.5
12.8
1.0
15.0
ns
C
L
= 15 pF
OE
Q
—
8.4
17.5
1.0
20.0
C
L
= 50 pF
Setup time
t
su
5.5
—
—
5.5
—
ns
Data before CLK
↑
Hold time
t
h
2.0
—
—
2.0
—
ns
Data after CLK
↑
Pulse
width
t
w
7.0
—
—
7.0
—
ns
CLK: H or L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74LV595A | 8-bit Shift Registers with 3-state Outputs |
| HD74LV74A | Dual D-type Flip Flops with Preset and Clear |
| HD74LV86A | Quad. 2-input Exclusive-OR Gates |
| HD74LVC00 | 9-Channel Differential Transceiver 56-TSSOP |
| HD74LVC02 | 9-Channel Differential Transceiver 56-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74LV595AFP(EL-E) | 制造商:Renesas Electronics Corporation 功能描述: |
| HD74LV74AFP | 制造商:Renesas Electronics Corporation 功能描述:Flip Flop D-Type Pos-Edge 2-Element 14-Pin SOP |
| HD74LV74AFP-E | 制造商:Renesas Electronics Corporation 功能描述:HD74LV74AFP-E |
| HD74LV74AFPEL-E | 制造商:Renesas Electronics Corporation 功能描述:HD74LV74AFP-E |
| HD74LVC00FP-E | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。