- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296090 > HD74HCT563RPEL HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | HD74HCT563RPEL |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| 封裝： | 7.50 X 12.80 MM, 1.27 MM PITCH, PLASTIC, SOP-20 |
| 文件頁數(shù)： | 1/10頁 |
| 文件大?。?/td> | 133K |
| 代理商： | HD74HCT563RPEL |
Rev.2.00, Mar 30, 2006 page 1 of 9
HD74HCT563, HD74HCT573
Octal Transparent Latches (with 3-state outputs)
REJ03D0669–0200
(Previous ADE-205-559)
Rev.2.00
Mar 30, 2006
Description
When the latch enable (LE) input is high, the Q outputs of HD74HCT563 will follow the inversion of the D inputs and
the Q outputs of HD74HCT573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be
retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control
input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of
the storage elements.
Features
LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility
High Speed Operation: t
pd (Data to Q, Q) = 13 ns typ (CL = 50 pF)
High Output Current: Fanout of 15 LSTTL Loads
Wide Operating Voltage: V
CC = 4.5 to 5.5 V
Low Input Current: 1 A max
Low Quiescent Supply Current: I
CC (static) = 4 A max (Ta = 25°C)
Ordering Information
Part Name
Package Type
Package Code
(Previous Code)
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74HCT573P
DILP-20 pin
PRDP0020AC-B
(DP-20NEV)
P
—
HD74HCT563FPEL
HD74HCT573FPEL
SOP-20 pin (JEITA)
PRSP0020DD-B
(FP-20DAV)
FP
EL (2,000 pcs/reel)
HD74HCT563RPEL
SOP-20 pin (JEDEC)
PRSP0020DC-A
(FP-20DBV)
RP
EL (1,000 pcs/reel)
HD74HCT573TELL
TSSOP-20 pin
PTSP0020JB-A
(TTP-20DAV)
T
ELL (2,000 pcs/reel)
Note:
Please consult the sales office for the above package availability.
Function Table
Inputs
Outputs
Output Control
Latch Enable
Data
HD74HCT563
HD74HCT573
L
H
L
H
L
H
L
H
L
X
Q0
H
X
Z
Q0 :
level of Q before the indicated Steady-sate input conditions were established.
Q0 :
complement of Q0 or level of Q before the indicated Steady-state input conditions were established.
相關PDF資料 |
PDF描述 |
|---|---|
| HD74LS08FPEL | LS SERIES, QUAD 2-INPUT AND GATE, PDSO14 |
| HD74LS08RPEL | LS SERIES, QUAD 2-INPUT AND GATE, PDSO14 |
| HD74LS273RPEL | LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20 |
| HD74LS280FPEL | LS SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDSO14 |
| HD74LS367AFPELV | LS SERIES, 4-BIT DRIVER, TRUE OUTPUT, PDSO16 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HD74HCT574FP-E | 制造商:Renesas Electronics Corporation 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 20-Pin SOP |
| HD74L | 制造商:Panasonic Industrial Company 功能描述:IC |
| HD74LS00FP | 制造商:Renesas Electronics 功能描述:74LS |
| HD74LS00P | 制造商:Panasonic Industrial Company 功能描述:IC 制造商:Hitachi 功能描述:Logic Circuit, Quad 2-Input NAND, LS-TTL, 14 Pin, Plastic, DIP |
| HD74LS00P-E | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。