- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370475 > HD74ALVCH162820 (Hitachi,Ltd.) 3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs(帶雙輸出和三態(tài)輸出的3.3V10位D觸發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | HD74ALVCH162820 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs(帶雙輸出和三態(tài)輸出的3.3V10位D觸發(fā)器) |
| 中文描述： | 3.3 V的10位字拖雙輸出和三態(tài)輸出（帶雙輸出和三態(tài)輸出的3.3V10位?觸發(fā)器） |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 51K |
| 代理商： | HD74ALVCH162820 |
HD74ALVCH162820
3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs
ADE-205-185B (Z)
3rd. Edition
December 1999
Description
The HD74ALVCH162820 flip flops are edge triggered D-type flip flops. On the positive transition of the
clock (CLK) input, the device provides true data at the Q outputs. A buffered output enable (
OE
) input can
be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high
impedance state. In the high impedance state, the outputs neither load nor drive the bus lines significantly.
The high impedance state and increased drive provide the capability to drive bus line without need for
interface or pullup components.
OE
does not affect the internal operations of the flip flops. Old data can
be retained or new data can be entered while the outputs are in the high impedance state. Active bus hold
circuitry is provided to hold unused or floating data inputs at a valid logic level. All outputs, which are
designed to sink up to 12 mA, include 26
resistors to reduce overshoot and undershoot.
Features
V
CC
= 2.3 V to 3.6 V
Typical V
OL
ground bounce < 0.8 V (@V
CC
= 3.3 V, Ta = 25
°
C)
Typical V
OH
undershoot > 2.0 V (@V
CC
= 3.3 V, Ta = 25
°
C)
High output current
±
12 mA (@V
CC
= 3.0 V)
Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
All outputs have equivalent 26
series resistors, so no external resistors are required.
相關PDF資料 |
PDF描述 |
|---|---|
| HD74ALVCH162821 | 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs(三態(tài)輸出的3.3V20位總線接口D觸發(fā)器) |
| HD74ALVCH162825 | 18-bit Buffers / Drivers with 3-state Outputs(三態(tài)輸出18位緩沖器/驅動器) |
| HD74ALVCH162827 | 20-bit Buffers / Drivers with 3-state Outputs(三態(tài)輸出20位緩沖器/驅動器) |
| HD74ALVCH162830 | 1-bit to 2-bit Address Driver with 3-state Outputs(三態(tài)輸出的1位-2位地址驅動器) |
| HD74ALVCH162831 | 1-bit 4-bit Address Register / Driver with 3-state Outputs(三態(tài)輸出的1位-4位地址寄存器/驅動器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HD74ALVCH162821 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs |
| HD74ALVCH162825 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:18-bit Buffers / Drivers with 3-state Outputs |
| HD74ALVCH162827 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:20-bit Buffers / Drivers with 3-state Outputs |
| HD74ALVCH162830 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:1-bit to 2-bit Address Driver with 3-state Outputs |
| HD74ALVCH162831 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:1-bit 4-bit Address Register / Driver with 3-state Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。