864
SIRQCR1—SERIRQ Control Register 1
H'FE37
HIF (LPC)
7
IRQ11E3
0
R/W
—
6
IRQ10E3
0
R/W
—
5
IRQ9E3
0
R/W
—
4
IRQ6E3
0
R/W
—
3
IRQ11E2
0
R/W
—
0
IRQ6E2
0
R/W
—
2
IRQ10E2
0
R/W
—
1
IRQ9E2
0
R/W
—
Bit
Initial value
Slave Read/Write
Host Read/Write
HIRQ6 interrupt enable 2
0
HIRQ6 interrupt request by OBF2 and IRQ6E2 is disabled
[Clearing conditions]
Writing 0 to IRQ6E2
LPC hardware reset, LPC software reset
Clearing OBF2 to 0 (when IEDIR = 0)
1
[When IEDIR = 0]
HIRQ6 interrupt request by setting OBF2 to 1 is enabled
[When IEDIR = 1]
HIRQ6 interrupt is requested
[Setting condition]
Writing 1 after reading IRQ6E2 = 0
HIRQ9 interrupt enable 2
0
HIRQ9 interrupt request by OBF2 and IRQ9E2 is disabled
[Clearing conditions]
Writing 0 to IRQ9E2
LPC hardware reset, LPC software reset
Clearing OBF2 to 0 (when IEDIR = 0)
1
[When IEDIR = 0]
HIRQ9 interrupt request by setting OBF2 to 1 is enabled
[When IEDIR = 1]
HIRQ9 interrupt is requested
[Setting condition]
Writing 1 after reading IRQ9E2 = 0
HIRQ10 interrupt enable 2
0
HIRQ10 interrupt request by OBF2 and IRQ10E2 is disabled
[Clearing conditions]
Writing 0 to IRQ10E2
LPC hardware reset, LPC software reset
Clearing OBF2 to 0 (when IEDIR = 0)
1
[When IEDIR = 0]
HIRQ10 interrupt request by setting OBF2 to 1 is enabled
[When IEDIR = 1]
HIRQ10 interrupt is requested
[Setting condition]
Writing 1 after reading IRQ10E2 = 0
HIRQ11 interrupt enable 2
0
HIRQ11 interrupt request by OBF2 and IRQ11E2 is disabled
[Clearing conditions] Writing 0 to IRQ11E2
LPC hardware reset, LPC software reset
Clearing OBF2 to 0 (when IEDIR = 0)
1
[When IEDIR = 0]
HIRQ11 interrupt request by setting OBF2 to 1 is enabled
[When IEDIR = 1]
HIRQ11 interrupt is requested
[Setting condition]
Writing 1 after reading IRQ11E2 = 0
HIRQ6 interrupt enable 3
0
HIRQ6 interrupt request by OBF3A and IRQ6E3 is disabled
[Clearing conditions]
Writing 0 to IRQ6E3
LPC hardware reset, LPC software reset
Clearing OBF3A to 0 (when IEDIR = 0)
1
[When IEDIR = 0]
HIRQ6 interrupt request by setting OBF3A to 1 is enabled
[When IEDIR = 1]
HIRQ6 interrupt is requested
[Setting condition]
Writing 1 after reading IRQ6E3 = 0
HIRQ9 interrupt enable 3
0
HIRQ9 interrupt request by OBF3A and IRQ9E3 is disabled
[Clearing conditions]
Writing 0 to IRQ9E3
LPC hardware reset, LPC software reset
Clearing OBF3A to 0 (when IEDIR = 0)
1
[When IEDIR = 0]
HIRQ9 interrupt request by setting OBF3A to 1 is enabled
[When IEDIR = 1]
HIRQ9 interrupt is requested
[Setting condition]
Writing 1 after reading IRQ9E3 = 0
HIRQ10 interrupt enable 3
0
HIRQ10 interrupt request by OBF3A and IRQ10E3 is disabled
[Clearing conditions]
Writing 0 to IRQ10E3
LPC hardware reset, LPC software reset
Clearing OBF3A to 0 (when IEDIR = 0)
1
[When IEDIR = 0]
HIRQ10 interrupt request by setting OBF3A to 1 is enabled
[When IEDIR = 1]
HIRQ10 interrupt is requested
[Setting condition]
Writing 1 after reading IRQ10E3 = 0
HIRQ11 interrupt enable 3
0
HIRQ11 interrupt request by OBF3A and IRQ11E3 is disabled
[Clearing conditions]
Writing 0 to IRQ11E3
LPC hardware reset, LPC software reset
Clearing OBF3A to 0 (when IEDIR = 0)
1
[When IEDIR = 0]
HIRQ11 interrupt request by setting OBF3A to 1 is enabled
[When IEDIR = 1]
HIRQ11 interrupt is requested
[Setting condition]
Writing 1 after reading IRQ11E3 = 0