
xi
16.2.9 Module Stop Control Register (MSTPCR) ........................................................ 478
16.3 Operation ....................................................................................................................... 479
16.3.1 I
2C Bus Data Format ......................................................................................... 479
16.3.2 Master Transmit Operation ............................................................................... 481
16.3.3 Master Receive Operation................................................................................. 483
16.3.4 Slave Receive Operation ................................................................................... 485
16.3.5 Slave Transmit Operation ................................................................................. 487
16.3.6 IRIC Setting Timing and SCL Control .............................................................. 489
16.3.7 Automatic Switching from Formatless Mode to I
2C Bus Format ....................... 490
16.3.8 Operation Using the DTC ................................................................................. 491
16.3.9 Noise Canceler.................................................................................................. 492
16.3.10 Sample Flowcharts.......................................................................................... 493
16.3.11 Initialization of Internal State.......................................................................... 497
16.4 Usage Notes ................................................................................................................... 498
Section 17 Host Interface ...............................................................................505
17.1 Overview ....................................................................................................................... 505
17.1.1 Features ............................................................................................................ 505
17.1.2 Block Diagram.................................................................................................. 506
17.1.3 Input and Output Pins ....................................................................................... 507
17.1.4 Register Configuration ...................................................................................... 508
17.2 Register Descriptions ..................................................................................................... 509
17.2.1 System Control Register (SYSCR) .................................................................... 509
17.2.2 System Control Register 2 (SYSCR2) ............................................................... 510
17.2.3 Host Interface Control Register (HICR) ............................................................ 511
17.2.4 Input Data Register 1 (IDR1) ............................................................................ 512
17.2.5 Output Data Register 1 (ODR1) ........................................................................ 512
17.2.6 Status Register 1 (STR1)................................................................................... 513
17.2.7 Input Data Register 2 (IDR2) ............................................................................ 514
17.2.8 Output Data Register 2 (ODR2) ........................................................................ 515
17.2.9 Status Register 2 (STR2)................................................................................... 515
17.2.10 Module Stop Control Register (MSTPCR) ...................................................... 517
17.3 Operation ....................................................................................................................... 518
17.3.1 Host Interface Operation ................................................................................... 518
17.3.2 Control States ................................................................................................... 519
17.3.3 A20 Gate .......................................................................................................... 520
17.3.4 Host Interface Pin Shutdown Function .............................................................. 523
17.4 Interrupts........................................................................................................................ 524
17.4.1 IBF1, IBF2........................................................................................................ 524
17.4.2 HIRQ11, HIRQ1, and HIRQ12 ......................................................................... 524
17.5 Usage Note .................................................................................................................... 525