
HITACHI 343
13.1.3
Input/Output Pins
Table 13.1 summarizes the SCI pins by channel.
Table 13.1
SCI Pins
Channel
0
Pin Name
Serial clock pin
Receive data pin
Transmit data pin
Serial clock pin
Receive data pin
Transmit data pin
Abbreviation
SCK0
RxD0
TxD0
SCK1
RxD1
TxD1
Input/Output
Input/output
Input
Output
Input/output
Input
Output
Function
SCI0 clock input/output
SCI0 receive data input
SCI0 transmit data output
SCI1 clock input/output
SCI1 receive data input
SCI1 transmit data output
1
13.1.4
Register Configuration
Table 13.2 summarizes the SCI internal registers. These registers select the communication mode
(asynchronous or clocked synchronous), specify the data format and bit rate, and control the
transmitter and receiver sections.
Table 13.2
Registers
Channel
0
Address*
1
H'05FFFEC0
H'05FFFEC1
H'05FFFEC2
H'05FFFEC3
H'05FFFEC4
H'05FFFEC5
H'05FFFEC8
H'05FFFEC9
H'05FFFECA
H'05FFFECB
H'05FFFECC
H'05FFFECD
Name
Serial mode register
Bit rate register
Serial control register
Transmit data register
Serial status register
Receive data register
Serial mode register
Bit rate register
Serial control register
Transmit data register
Serial status register
Receive data register
Abbreviation
SMR0
BRR0
SCR0
TDR0
SSR0
RDR0
SMR1
BRR1
SCR1
TDR1
SSR1
RDR1
R/W
R/W
R/W
R/W
R/W
R/(W)*
2
R
R/W
R/W
R/W
R/W
R/(W)*
2
R
Initial
Value
H'00
H'FF
H'00
H'FF
H'84
H'00
H'00
H'FF
H'00
H'FF
H'84
H'00
Access
size
8, 16
8, 16
8, 16
8, 16
8, 16
8, 16
8, 16
8, 16
8, 16
8, 16
8, 16
8, 16
1
Notes: 1. Only the values of bits A27–A24 and A8-A0 are valid; bits A23–A9 are ignored. For
details on the register addresses, see section 8.3.5, Description of Areas.
2. Write 0 to clear flags.