15.3
15.4
CPU Interface ................................................................................................................. 532
Operation ........................................................................................................................ 533
15.4.1
Single Mode (SCAN = 0)............................................................................... 533
15.4.2
Scan Mode (SCAN = 1).................................................................................. 535
15.4.3
Input Sampling and A/D Conversion Time .................................................... 537
15.4.4
External Trigger Input Timing........................................................................ 538
Interrupts......................................................................................................................... 539
Usage Notes.................................................................................................................... 539
15.5
15.6
Section 16
16.1
D/A Converter
............................................................................................ 545
Overview......................................................................................................................... 545
16.1.1
Features........................................................................................................... 545
16.1.2
Block Diagram................................................................................................ 545
16.1.3
Input/Output Pins............................................................................................ 546
16.1.4
Register Configuration.................................................................................... 546
Register Descriptions...................................................................................................... 547
16.2.1
D/A Data Registers 0 and 1 (DADR0/1) ........................................................ 547
16.2.2
D/A Control Register (DACR) ....................................................................... 547
16.2.3
D/A Standby Control Register (DASTCR)..................................................... 549
Operation ........................................................................................................................ 550
D/A Output Control........................................................................................................ 551
Usage Notes.................................................................................................................... 551
16.2
16.3
16.4
16.5
Section 17
17.1
RAM
............................................................................................................. 553
Overview......................................................................................................................... 553
17.1.1
Block Diagram................................................................................................ 553
17.1.2
Register Configuration.................................................................................... 554
System Control Register (SYSCR)................................................................................. 555
Operation ........................................................................................................................ 556
17.2
17.3
Section 18
18.1
ROM
.............................................................................................................. 557
Overview......................................................................................................................... 557
18.1.1
Block Diagram................................................................................................ 558
PROM Mode................................................................................................................... 559
18.2.1
PROM Mode Setting ...................................................................................... 559
18.2.2
Socket Adapter and Memory Map.................................................................. 559
PROM Programming...................................................................................................... 562
18.3.1
Programming and Verification........................................................................ 562
18.3.2
Programming Precautions............................................................................... 567
18.3.3
Reliability of Programmed Data..................................................................... 568
Flash Memory Overview................................................................................................ 569
18.2
18.3
18.4