HD61830/HD61830B
25
HD61830 Electrical Characteristics (V
CC
= 5 V
±
10%, GND = 0 V, T
a
= –20 to
+75
°
C)
Item
Symbol Min
Typ
Max
Unit
Test Condition Notes
Input high voltage (TTL)
VIH
2.2
—
V
CC
0.8
V
1
Input low voltage (TTL)
VIL
0
—
V
2
Input high voltage
VIHR
3.0
—
V
CC
V
CC
0.3 V
CC
V
CC
0.4
V
3
Input high voltage (CMOS)
VIHC
0.7 V
CC
0
—
V
4
Input low voltage (CMOS)
VILC
—
V
4
Output high voltage (TTL)
VOH
2.4
—
V
–I
OH
= 0.6 mA
I
OL
= 1.6 mA
–I
OH
= 0.6 mA
I
OL
= 0.6 mA
VIN = 0 – V
CC
VOUT = 0 – V
CC
8
CR oscillation
f
osc
= 500 kHz
External clock
f
cp
= 1 MHz
C
f
= 15 pF
±
5%
R
f
= 39 k
±
2%
5
Output low voltage (TTL)
VOL
0
—
V
5
Output high voltage (CMOS)
VOHC
V
CC
– 0.4 —
0
V
CC
0.4
V
6
Output low voltage (CMOS)
VOLC
—
V
6
Input leakage current
I
IN
I
TSL
P
W
1
–5
—
5
μ
A
μ
A
7
Three-state leakage current
–10
—
10
Power dissipation (1)
—
10
15
mW
9
Power dissipation (2)
P
W
2
—
20
30
mW
9
Internal clock operation
(Clock oscillation frequency)
f
osc
400
500
600
kHz
10
External clock operation
(External clock operating frequency)
f
cp
100
500
1100
kHz
11
External clock duty
Duty
47.5
50
52.5
%
11
External clock rise time
t
rcp
t
fcp
I
PL
—
—
0.05
μ
s
μ
s
μ
A
11
External clock fall time
—
—
0.05
11
Pull-up current
Notes: The I/O terminals have the following configuration:
1. Applied to input terminals and I/O common terminals, except terminals
SYNC
, CR, and
RES
.
2. Applied to input terminals and I/O common terminals, except terminals
SYNC
and CR.
3. Applied to terminal
RES
.
4. Applied to terminals
SYNC
and CR.
5. Applied to terminals DB0–DB7,
WE
, MA0–MA15, and MD0–MD7.
6. Applied to terminals
SYNC
, CP0, FLM, CL1, CL2, D1, D2, MA, and MB.
7. Applied to input terminals.
8. Applied to I/O common terminals. However, the current which flows into the output drive MOS is
excluded.
2
10
20
VIN = GND
12