- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370461 > HD404849TF (Hitachi,Ltd.) TERMINAL PDF資料下載
參數(shù)資料
| 型號(hào)： | HD404849TF |
| 廠商： | Hitachi,Ltd. |
| 元件分類： | 其它接口 |
| 英文描述： | TERMINAL |
| 中文描述： | IGBT模塊 |
| 文件頁數(shù)： | 47/125頁 |
| 文件大?。?/td> | 471K |
| 代理商： | HD404849TF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁
HD404849 Series
47
I/O Pin Type
Circuit
Pins
INT
0
,
STOPC
Peripheral
function pins
Input
pins
Input data
INT
0
,
STOPC
HLT
MIS3
PDR
SI, etc.
V
CC
SI,
INT
, INT
2
,
INT
,
EVNB
,
EVND
A/D input
Input control
AN
0
–AN
3
HLT
MIS3
PDR
A/D input
Input control
V
CC
AN
4
–AN
7
Note: The MCU is reset in stop mode, and an peripheral function selections are cancelled. The I/O control
register is reset, so the input/output pins enter high-impedance state.
D Port:
Consist of nine input/output pins and two input pins addressed by one bit. D
0
–D
8
are high-current
I/O pins, and D
10
and D
11
are input-only pins.
Pins D
0
–D
8
are set by the SED and SEDD instructions, and reset by the RED and REDD instructions.
Output data is stored in the port data register (PDR) for each pin. All pins of the D port are tested by the TD
and TDD instructions.
The on/off statuses of the output buffers are controlled by D port data control registers (DCD0–DCD2:
$02C–$02E) that are mapped to memory addresses (figure 29).
Pins D
10
and D
11
are multiplexed with peripheral function pins
STOPC
and
I NT
0
, respectively. The
peripheral function modes of these pins are selected by bits 2 and 3 (PMRC2, PMRC3) of port mode
register C (PMRC: $025) (figure 34).
R Ports:
24 input/output pins addressed in 4-bit units. Data is input to these ports by the LAR and LBR
instructions, and output from them by the LRA and LRB instructions. Output data is stored in the port data
register (PDR) for each pin. The on/off statuses of the output buffers of the R ports are controlled by R
port data control registers (DCR0–DCR3, DCR6, DCR7: $030–$033, $036, $037) that are mapped to
memory addresses (figure 29).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD4074849 | TERMINAL |
| HD4074849FS | CONTACT |
| HD4074849H | CONTACT |
| HD4074849TF | TERMINAL |
| HD404864 | Low-Voltage AS Microcomputers with On-Chip LCD Circuit(片上LCD電路的低壓微計(jì)算機(jī)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD404868 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Low-Voltage AS Microcomputers with On-Chip LCD Circuit |
| HD404878 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Low-Voltage AS Microcomputers with On-Chip LCD Circuit |
| HD4048812 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Low-Voltage AS Microcomputers with On-Chip LCD Circuit |
| HD4048812H | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Low-Voltage AS Microcomputers with On-Chip LCD Circuit |
| HD4048812TE | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Low-Voltage AS Microcomputers with On-Chip LCD Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。