參數(shù)資料
型號(hào): HCTS74T
廠商: Intersil Corporation
英文描述: Radiation Hardened Dual-D Flip-Flop with Set and Reset(抗輻射雙D觸發(fā)器(帶置位、復(fù)位))
中文描述: 雙輻射加固與設(shè)置和復(fù)位(抗輻射雙?觸發(fā)器(帶置位,復(fù)位)- D觸發(fā)器)
文件頁(yè)數(shù): 1/3頁(yè)
文件大?。?/td> 124K
代理商: HCTS74T
4-1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
www.intersil.com or 407-727-9207
|
Copyright
Intersil Corporation 1999
Satellite Applications Flow (SAF) is a trademark of Intersil Corporation.
HCTS74T
Radiation Hardened Dual-D Flip-Flop with
Set and Reset
Intersil’s Satellite Applications Flow
TM
(SAF) devices are fully
tested and guaranteed to 100kRAD total dose. These QML
Class T devices are processed to a standard flow intended
to meet the cost and shorter lead-time needs of large
volume satellite manufacturers, while maintaining a high
level of reliability.
The Intersil HCTS74T is a Radiation Hardened positive edge
triggered flip-flop with set and reset.
Specifications
Specifications for Rad Hard QML devices are controlled by
the Defense Supply Center in Columbus (DSCC). The SMD
numbers listed below must be used when ordering.
Detailed Electrical Specifications for the HCTS74T are
contained in SMD 5962-95763.
A “hot-link” is provided from
our website for downloading.
www.intersil.com/spacedefense/newsafclasst.asp
Intersil’s Quality Management Plan (QM Plan), listing all
Class T screening operations, is also available on our
website.
www.intersil.com/quality/manuals.asp
Features
QML Class T, Per MIL-PRF-38535
Radiation Performance
- Gamma Dose (
γ
) 1 x 10
5
RAD(Si)
- Latch-Up Free Under Any Conditions
- SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
- Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-Day (Typ)
3 Micron Radiation Hardened SOS CMOS
Significant Power Reduction Compared to LSTTL ICs
DC Operating Voltage Range: 4.5V to 5.5V
LSTTL Input Compatibility
- V
IL
= 0.8V Max
- V
IH
= V
CC/2
Min
Input Current Levels Ii
5mA at V
OL
, V
OH
Pinouts
HCTS74T (SBDIP), CDIP2-T14
TOP VIEW
HCTS74T (FLATPACK), CDFP3-F14
TOP VIEW
Ordering Information
ORDERING
NUMBER
PART
NUMBER
TEMP.
RANGE
(
o
C)
5962R9576301TCC
HCTS74DTR
-55 to 125
5962R9576301TXC
HCTS74KTR
-55 to 125
NOTE:
Minimum order quantity for -T is 150 units through
distribution, or 450 units direct.
R1
D1
CP1
S1
Q1
Q1
GND
V
CC
R2
D2
CP2
S2
Q2
Q2
1
2
3
4
5
6
7
14
13
12
11
10
9
8
14
13
12
11
10
9
8
2
3
4
5
6
7
1
R1
D1
CP1
S1
Q1
Q1
GND
V
CC
R2
D2
CP2
S2
Q2
Q2
Data Sheet
July 1999
File Number
4625.1
相關(guān)PDF資料
PDF描述
HD15 High Voltage Divider Set, Thick film,Non-Inductive R1 & R2
HD22 High Voltage Divider Set, Thick film,Non-Inductive R1 & R2
HD32 High Voltage Divider Set, Thick film,Non-Inductive R1 & R2
HD48 High Voltage Divider Set, Thick film,Non-Inductive R1 & R2
HD44H11 Card Edge Connector; No. of Contacts:12; Pitch Spacing:0.156"; Contact Termination:Solder; Leaded Process Compatible:Yes; Mounting Hole Dia:0.128" RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HCTS75D 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual 2-Bit Bistable Transparent Latch
HCTS75DMSR 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual 2-Bit Bistable Transparent Latch
HCTS75HMSR 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual 2-Bit Bistable Transparent Latch
HCTS75K 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual 2-Bit Bistable Transparent Latch
HCTS75KMSR 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual 2-Bit Bistable Transparent Latch