- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370444 > HCD66751BP (Hitachi,Ltd.) 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions PDF資料下載
參數(shù)資料
| 型號： | HCD66751BP |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| 中文描述： | 128 × 128點(diǎn)圖形LCD控制器/驅(qū)動器，四灰度函數(shù) |
| 文件頁數(shù)： | 35/96頁 |
| 文件大?。?/td> | 2068K |
| 代理商： | HCD66751BP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
HD66750/1
35
RAM Write Data Mask
WM15-0:
In writing to the CGRAM, these bits mask writing in a bit unit. When WM15 = 1, this bit masks
the write data of DB15 and does not write to the CGRAM. Similarly, the WM14D0 bits mask the write data
of DB14D0 in a bit unit. However, when AM = 10, the write data is masked with the set values of VM15D0
for the odd-times CGRAM write. It is also masked automatically with the reversed set values of VM15D0
for the even-times CGRAM write. For details, see the Graphics Operation Function section.
0
1
R/W
RS
DB7
DB0
DB6 DB5
DB4 DB3
DB2
DB1
DB8
DB9
DB10
DB11
DB12
DB13
DB14
DB15
VM
7
VM
6
VM
5
VM
4
VM
3
VM
2
VM
1
VM
0
VM
15
VM
14
VM
13
VM
12
VM
11
VM
10
VM
9
VM
8
Figure 17 RAM Write Data Mask Instruction
RAM Address Set
AD10-0:
Initially set CGRAM addresses to the address counter (AC). Once the CGRAM data is written,
the AC is automatically updated according to the AM1D0 and I/D bit settings. This allows consecutive
accesses without resetting addresses. Once the CGRAM data is read, the AC is not automatically updated.
CGRAM address setting is not allowed in the sleep mode or standby mode.
0
1
R/W
RS
DB7
DB0
DB6 DB5
DB4 DB3
DB2
DB1
DB8
DB9
DB10
AD
10
DB11
DB12
DB13
DB14
DB15
AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0
*
*
*
*
*
Figure 18 RAM Address Set Instruction
Table 15
AD Bits and CGRAM Settings
AD10DAD0
CGRAM Setting
"000"HD"00F"H
Bitmap data for COM1
"010"HD"01F"H
Bitmap data for COM2
"020"HD"02F"H
Bitmap data for COM3
"030"HD"03F"H
Bitmap data for COM4
:
:
"760"HD"76F"H
Bitmap data for COM119
"770"HD"77F"H
Bitmap data for COM120
"780"HD"78F"H
121st raster-row data (appeared at vertical scrolling)
"790"HD"79F"H
122nd raster-row data (appeared at vertical scrolling)
"7A0"HD"7AF"H
123rd raster-row data (appeared at vertical scrolling)
"7B0"HD"7BF"H
124th raster-row data (appeared at vertical scrolling)
"7C0"HD"7CF"H
125th raster-row data (appeared at vertical scrolling)
"7D0"HD"7DF"H
126th raster-row data (appeared at vertical scrolling)
"7E0"HD"7EF"H
127th raster-row data (appeared at vertical scrolling)
"7F0"HD"7FF"H
128th raster-row data (appeared at vertical scrolling)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCD66750BP | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HCF4017B-HCF4022B | COUNTERS/DIVIDERS |
| HCGF6A | SCREW TERMINAL TYPE ALUMINUM ELECTROLYTIC CAPACITORS |
| HCGF6A2G103YE | SCREW TERMINAL TYPE ALUMINUM ELECTROLYTIC CAPACITORS |
| HCGF6A2G103YF | SCREW TERMINAL TYPE ALUMINUM ELECTROLYTIC CAPACITORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HCD66765BP | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:396-channel Segment Driver with Internal RAM for 4096-color Displays |
| HCD667A66RBP | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HCD667B66RBP | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HCD71 | 制造商:GOLLEDGE 制造商全稱:GOLLEDGE 功能描述:12V OCXO Sine Output |
| HCD710 | 制造商:GOLLEDGE 制造商全稱:GOLLEDGE 功能描述:12V OCXO Sine Output |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。