- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383055 > GS9001 (Electronic Theatre Controls, Inc.) EDH COPROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | GS9001 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | EDH COPROCESSOR |
| 中文描述： | 硬腦膜外血腫協(xié)處理器 |
| 文件頁(yè)數(shù)： | 8/14頁(yè) |
| 文件大?。?/td> | 211K |
| 代理商： | GS9001 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
8
521 - 38 - 02
Word
Address
Databits
B4
Comments
B7
B6
B5
B3
B2
B1
B0
1
AP
IDH
AP
EDA
AP
EDH
ANC
UES
ANC
IDA
ANC
IDH
ANC
EDA
ANC
EDH
15 Error Flags (according to
SMPTE RP165) see note
below for flag ANC EXT
2
ANC
EXT
FF
UES
FF
IDA
FF
IDH
FF
EDA
FF
EDH
AP
UES
AP
IDA
3
Error counter
b19
NTSC
PAL
HD1
D1
D1
D2
Video standard & error counter
b20
b18
b17
b16
4
Error counter
b12
Error counter 21 bits wide
b15
b14
b13
b11
b10
b9
b8
5
Error counter
b4
b7
b6
b5
b3
b2
b1
b0
6
Active Picture CRC
b12
Active picture CRC
16 bits wide
b15
b14
b13
b11
b10
b9
b8
7
Active Picture CRC
b4
b7
b6
b5
b3
b2
b1
b0
8
Full Field CRC
b12
Full Field CRC 16 bits wide
b15
b14
b13
b11
b10
b9
b8
9
Full Field CRC
b4
b7
b6
b5
b3
b2
b1
b0
10
RW2
b3
RW2
b2
RW1
b7
RW1
b6
RW1
b5
RW1
b4
RW1
b3
RW1
b2
Bits 2 to 7 for reserved
words 1 to 7
11
RW3
b5
RW3
b4
RW3
b3
RW3
b2
RW2
b7
RW2
b6
RW2
b5
RW2
b4
Example:
Bit number 4 of reserved
word 2 is denoted as
RW2 b4
12
RW4
b7
RW4
b6
RW4
b5
RW4
b4
RW4
b3
RW4
b2
RW3
b7
RW3
b6
13
RW6
b3
RW6
b2
RW5
b7
RW5
b6
RW5
b5
RW5
b4
RW5
b3
RW5
b2
14
RW7
b5
RW7
b4
RW7
b3
RW7
b2
RW6
b7
RW6
b6
RW6
b5
RW6
b4
15
0
0
0
0
0
0
RW7
b7
RW7
b6
NOTES:
The error counter is 21 bits wide and counts the number of fields that had errors. This counter can be made to increment
only upon the occurrence of a specific type of flag in a field. This sensitivity is programmable through SANC,SFF & SAP
class of flags (see WRITE section). ANC EXT is a flag defined to indicate any checksum error in the EDH packet.
Reserved Words 1 to 7 in an EDH packet are both readable and writable. Only bits 2 to 7 of each reserved word
are available. During Write operation for every reserved word, Even Parity is added as bit 8 and bit 9 is the logical inverse
of bit 8. Bits 0 and 1 are zero to maintain compatibility with 8 bit systems.
16 bit Active Picture CRC and Full Field CRC words are available for every field, through the
I
2
C interface.
Table 4.
I
2
C - Interface: Data Format for READ 15 Words
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9001-CQM | EDH COPROCESSOR |
| GS9007ACKA | Quad Serial Digital Cable Driver |
| GS9007ACKAE3 | JT 26C 26#20 SKT PLUG |
| GS9007A | Quad Serial Digital Cable Driver |
| GS9008 | Cable Driver with Two Adjustable Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9001_04 | 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:EDH Coprocessor |
| GS90015BCPJE3 | 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:GENLINX-TM GS9015B Serial Digital Reclocker |
| GS9001-CQM | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS9001-CQME3 | 制造商:Semtech Corporation 功能描述:EDH Co-Processer |
| GS9001-CTM | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。