- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383052 > GS880Z18 (GSI TECHNOLOGY) 8Mb Pipelined and Flow Through Synchronous NBT SRAM(8M位流水線式和流通型同步NBT靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | GS880Z18 |
| 廠商： | GSI TECHNOLOGY |
| 英文描述： | 8Mb Pipelined and Flow Through Synchronous NBT SRAM(8M位流水線式和流通型同步NBT靜態(tài)RAM) |
| 中文描述： | 8MB的流水線和流量，通過同步唑的SRAM（800萬位流水線式和流通型同步唑靜態(tài)內(nèi)存） |
| 文件頁數(shù)： | 7/25頁 |
| 文件大?。?/td> | 404K |
| 代理商： | GS880Z18 |
Rev: 1.10 8/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
7/25
1998, Giga Semconductor, Inc.
Preliminary
.
GS880Z18/36T-11/100/80/66
Synchronous Truth Table
Operation
Type Address E
1
E
2
E
3
ZZ ADV W Bx G CKE CK
DQ
Notes
Deselect Cycle, Power Down
D
None
H
X
X
L
L
X
X
X
L
L-H
High-Z
Deselect Cycle, Power Down
D
None
X
X
H
L
L
X
X
X
L
L-H
High-Z
Deselect Cycle, Power Down
D
None
X
L
X
L
L
X
X
X
L
L-H
High-Z
Deselect Cycle, Continue
D
None
X
X
X
L
H
X
X
X
L
L-H
High-Z
1
Read Cycle, Begin Burst
R
External
L
H
L
L
L
H
X
L
L
L-H
Q
Read Cycle, Continue Burst
B
Next
X
X
X
L
H
X
X
L
L
L-H
Q
1,10
NOP/Read, Begin Burst
R
External
L
H
L
L
L
H
X
H
L
L-H
High-Z
2
Dummy Read, Continue Burst
B
Next
X
X
X
L
H
X
X
H
L
L-H
High-Z
1,2,10
Write Cycle, Begin Burst
W
External
L
H
L
L
L
L
L
X
L
L-H
D
3
Write Cycle, Continue Burst
B
Next
X
X
X
L
H
X
L
X
L
L-H
D
1,3,10
NOP/Write Abort, Begin Burst
W
None
L
H
L
L
L
L
H
X
L
L-H
High-Z
2,3
Write Abort, Continue Burst
B
Next
X
X
X
L
H
X
H
X
L
L-H
High-Z 1,2,3,10
Clock Edge Ignore, Stall
Current
X
X
X
L
X
X
X
X
H
L-H
-
4
Sleep Mode
None
X
X
X
H
X
X
X
X
X
X
High-Z
Notes:
1.
Continue Burst cycles, whether read or write, use the same control inputs; a Deselect continue cycle can only be entered into if a Deselect
cycle is executed first
Dummy read and write abort can be considered NOPs because the SRAMperforms no operation. A write abort occurs when the W pin is
sampled low, but no byte write pins are active, so no write operation is performed.
G can be wired low to mnimze the number of control signals provided to the SRAM Output drivers will automatically turn off during write
cycles.
If CKE high occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE high occurs during a write cycle, the bus will
remain in High Z.
X = Dont Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write signals
are low
All inputs, except G and ZZ, must meet setup and hold times of rising clock edge.
Wait states can be inserted by setting CKE high.
This device contains circuitry that ensures all outputs are in High Z during power-up.
A 2-bit burst counter is incorporated.
10. The address counter is incrimnated for all Burst continue cycles.
2.
3.
4.
5.
6.
7.
8.
9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS880Z36 | 8Mb Pipelined and Flow Through Synchronous NBT SRAM(8M位流水線式和流通型同步NBT靜態(tài)RAM) |
| GS880Z36AT-133I | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS880Z36AT-150 | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS880Z36AT-150I | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS880Z36AT-166 | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS880Z18-100 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS880Z18-11 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS880Z18-66 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS880Z18-80 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS880Z18AT-133 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。